lexbailey / C88
C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switches you need too.
☆18Updated 3 years ago
Alternatives and similar repositories for C88:
Users that are interested in C88 are comparing it to the libraries listed below
- ☆51Updated 8 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- ☆10Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- mystorm sram test☆27Updated 7 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- Andy's Workshop Sprite Engine☆45Updated 10 years ago
- A ZipCPU demonstration port for the icoboard☆17Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 5 months ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆26Updated 7 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Yosys Plugins☆21Updated 5 years ago
- Z80 CPU + UART + Timer + I/O Ports coded in VHDL and implemented for the Lattice iCE40-hx8k dev board☆9Updated 8 years ago
- My 32-bit RISC CPU for smallish FPGAs☆18Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Updated 7 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆12Updated 3 years ago
- Contains the ROS driver and firmware for the WGE100 camera used on the PR2 robot.☆14Updated 2 years ago