lexbailey / C88Links
C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switches you need too.
☆18Updated 4 years ago
Alternatives and similar repositories for C88
Users that are interested in C88 are comparing it to the libraries listed below
Sorting:
- ☆10Updated 7 years ago
- mystorm sram test☆29Updated 8 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆71Updated 4 years ago
- ☆54Updated 8 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- ☆61Updated 2 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Yet Another VHDL tool☆30Updated 8 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated 2 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 11 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Updated 5 years ago
- PMOD boards for ULX3S☆46Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- Basic code that displays simple shapes generated from Lattice FPGA directly to LVDS display☆28Updated 10 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- A very simple RISC-V ISA emulator.☆38Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago