Python script to manage Questa/Modelsim simulations
☆14Jan 2, 2014Updated 12 years ago
Alternatives and similar repositories for boris
Users that are interested in boris are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Customized UVM Report Server☆41Feb 10, 2020Updated 6 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- A generic class library in SystemVerilog☆91May 20, 2021Updated 5 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- SCons (make-like) scripts for building FPGA code with Xilinx tools☆18Jul 16, 2012Updated 14 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 4 years ago
- Modelsim QEMU Unicorn integration via the FLI☆15Oct 19, 2025Updated 11 months ago
- LexAI is an innovative legal assistant platform that simplifies legal processes through AI-driven tools. It offers comprehensive features…☆13Aug 8, 2024Updated 2 years ago
- mirrors.tongji.edu.cn☆11Jun 1, 2017Updated 9 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Delft Quantum & Classical simulator☆17Jun 17, 2022Updated 4 years ago
- ☆15May 10, 2019Updated 7 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- ☆19Aug 26, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple option parser for C++☆12Jan 28, 2015Updated 11 years ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- UVM agents☆88May 26, 2017Updated 9 years ago
- Cobo Vault developer Documents☆13Mar 17, 2021Updated 5 years ago
- ☆11Apr 18, 2026Updated 6 months ago
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆13Feb 13, 2018Updated 8 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- ☆13May 8, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- A Chisel verison of the tiny-gpu project, with more verification codes than original implementation☆14Jan 22, 2025Updated last year
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The NandBug Software☆13May 23, 2020Updated 6 years ago
- Python script for controlling the debug-jtag port of riscv cores☆16Mar 27, 2021Updated 5 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- ☆21Jun 2, 2017Updated 9 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago