ssvlab / esbmc-gpu
ESBMC-GPU is a context-bounded model checker based on the satisfiability modulo theories (SMT) to check for data race, deadlock, pointer safety, array bounds, arithmetic overflow, division by zero, and user-specified assertions in programs written in Compute Unified Device Architecture (CUDA).
☆8Updated 8 years ago
Alternatives and similar repositories for esbmc-gpu:
Users that are interested in esbmc-gpu are comparing it to the libraries listed below
- ☆11Updated last year
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- ☆16Updated 9 months ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- ☆11Updated 7 years ago
- ☆14Updated 2 years ago
- ☆19Updated 10 years ago
- OpenCL SAT solver☆16Updated 13 years ago
- BTOR2 MLIR project☆25Updated last year
- ☆9Updated 9 years ago
- Random Generator of Btor2 Files☆9Updated last year
- ☆11Updated 3 years ago
- A debugger to detect and diagnose numerical errors in floating point programs☆12Updated 2 years ago
- ☆11Updated 9 months ago
- A Hybrid Verification Tool for Finding Software Vulnerabilities in IoT Cryptographic Protocols☆16Updated 10 months ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- Project Repo for the Simulator Independent Coverage Research☆18Updated 2 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆11Updated 5 years ago
- ☆15Updated 6 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆13Updated 3 months ago
- RTLCheck☆20Updated 6 years ago
- ☆17Updated 8 months ago
- An LLVM-based formal verification frontend for C programs.☆24Updated 3 years ago
- DIVINE model checker git mirror, https://divine.fi.muni.cz. This is a read-only mirror of the main darcs repository. Issues should be rep…☆20Updated 3 years ago
- Generates CIL MLIR dialect from C/C++ source.☆32Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆19Updated last month
- ☆17Updated 3 months ago
- ☆15Updated 3 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆14Updated 6 years ago