name99-org / AArch64-Explore
☆260Updated last month
Alternatives and similar repositories for AArch64-Explore:
Users that are interested in AArch64-Explore are comparing it to the libraries listed below
- Apple Firestorm/Icestorm CPU microarchitecture docs☆231Updated last year
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆126Updated 3 years ago
- ROB size testing utility☆141Updated 3 years ago
- Trying to figure various CPU things out☆111Updated last week
- Exploring the scalable matrix extension of the Apple M4 processor☆162Updated 2 months ago
- Instruction latency & throughput profiler for AArch64☆32Updated last year
- Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines☆14Updated 2 months ago
- ☆305Updated 2 months ago
- RISC-V Architecture Profiles☆127Updated last week
- Trying to figure various CPU things out☆74Updated 11 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆146Updated 2 years ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆418Updated 9 months ago
- Apple AMX Instruction Set☆1,031Updated last month
- SoftFloat release 3☆255Updated 5 months ago
- Working Draft of the RISC-V J Extension Specification☆173Updated this week
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆234Updated this week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated last month
- ☆64Updated 3 months ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆150Updated 2 months ago
- Sail RISC-V model☆491Updated this week
- RISC-V cryptography extensions standardisation work.☆374Updated 10 months ago
- Modeling Architectural Platform☆175Updated this week
- Kernel extension that enables TSO for Apple silicon processes☆257Updated last year
- RISC-V Torture Test☆177Updated 6 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆121Updated 5 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆97Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆155Updated 2 weeks ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆47Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆208Updated 10 months ago
- RISC-V architecture concurrency model litmus tests☆74Updated last year