Alternatives and similar repositories for AArch64-Explore

Users that are interested in AArch64-Explore are comparing it to the libraries listed below

• dougallj / applecpu
  Apple Firestorm/Icestorm CPU microarchitecture docs
  ☆242Updated 2 years ago
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆129Updated 4 years ago
• travisdowns / robsize
  ROB size testing utility
  ☆155Updated 3 years ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆465Updated last year
• junjie1475 / MacOS_CoreBinder
  Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
  ☆17Updated 7 months ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆78Updated last year
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆271Updated 11 months ago
• clamchowder / Microbenchmarks
  Trying to figure various CPU things out
  ☆141Updated this week
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆154Updated 3 years ago
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆263Updated this week
• riscv-non-isa / rvv-intrinsic-doc
  ☆339Updated last week
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆58Updated 3 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆170Updated 6 months ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆117Updated 7 months ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆34Updated last week
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆281Updated 4 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆118Updated last week
• sparcians / map
  Modeling Architectural Platform
  ☆194Updated this week
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆88Updated 4 years ago
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆180Updated last week
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆137Updated 3 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• dougallj / applegpu
  Apple G13 GPU architecture docs and tools
  ☆596Updated 2 months ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆53Updated 4 years ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆181Updated 3 months ago
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆274Updated 4 years ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆154Updated 5 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆123Updated last week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated last week
• ChampSim / ChampSim
  ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …
  ☆603Updated 2 weeks ago