name99-org / AArch64-ExploreLinks
☆292Updated 8 months ago
Alternatives and similar repositories for AArch64-Explore
Users that are interested in AArch64-Explore are comparing it to the libraries listed below
Sorting:
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆130Updated 4 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆241Updated 2 years ago
- ROB size testing utility☆157Updated 3 years ago
- Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines☆19Updated 9 months ago
- Trying to figure various CPU things out☆84Updated last year
- Instruction latency & throughput profiler for AArch64☆37Updated this week
- CPU micro benchmarks☆61Updated 2 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated last month
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆266Updated this week
- Trying to figure various CPU things out☆143Updated last month
- SoftFloat release 3☆291Updated 5 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆477Updated last year
- ☆343Updated last week
- A wrapper for the SPEC CPU2006 benchmark suite.☆88Updated 4 years ago
- The MiBench testsuite, extended for use in general embedded environments☆101Updated 12 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- RISC-V support for LLVM projects (LLVM, Clang, ...)☆273Updated last year
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated last month
- A heterogeneous architecture timing model simulator.☆165Updated 8 months ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆185Updated 4 months ago
- Modeling Architectural Platform☆201Updated this week
- RISC-V Architecture Profiles☆163Updated 6 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆174Updated this week
- ☆75Updated 9 months ago
- ESESC: A Fast Multicore Simulator☆138Updated 3 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆185Updated this week
- DRAMSim2: A cycle accurate DRAM simulator☆277Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago