name99-org / AArch64-ExploreLinks
☆308Updated 2 months ago
Alternatives and similar repositories for AArch64-Explore
Users that are interested in AArch64-Explore are comparing it to the libraries listed below
Sorting:
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆246Updated 2 years ago
- ROB size testing utility☆159Updated 3 years ago
- Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines☆19Updated last year
- Trying to figure various CPU things out☆90Updated last year
- Instruction latency & throughput profiler for AArch64☆40Updated 3 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆136Updated 3 weeks ago
- CPU micro benchmarks☆69Updated last month
- A heterogeneous architecture timing model simulator.☆173Updated 3 months ago
- Trying to figure various CPU things out☆151Updated last month
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆284Updated this week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆502Updated last year
- Exploring the scalable matrix extension of the Apple M4 processor☆213Updated last year
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆217Updated last month
- ☆351Updated last month
- Apple G13 GPU architecture docs and tools☆632Updated 6 months ago
- The MiBench testsuite, extended for use in general embedded environments☆110Updated 13 years ago
- RISC-V support for LLVM projects (LLVM, Clang, ...)☆272Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- gem5 configuration for intel's skylake micro-architecture☆52Updated 3 years ago
- Apple AMX Instruction Set☆1,173Updated 11 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆137Updated last year
- ESESC: A Fast Multicore Simulator☆140Updated last month
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- RiVEC Bencmark Suite☆124Updated last year
- Kernel extension that enables TSO for Apple silicon processes☆263Updated 2 years ago
- RISC-V Architecture Profiles☆167Updated last month
- SoftFloat release 3☆313Updated 9 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆199Updated last week