Alternatives and similar repositories for AArch64-Explore

Users that are interested in AArch64-Explore are comparing it to the libraries listed below

• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆129Updated 4 years ago
• dougallj / applecpu
  Apple Firestorm/Icestorm CPU microarchitecture docs
  ☆241Updated last year
• travisdowns / robsize
  ROB size testing utility
  ☆153Updated 3 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆117Updated 2 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆169Updated 5 months ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆461Updated last year
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆179Updated 2 months ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆79Updated last year
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆177Updated this week
• junjie1475 / MacOS_CoreBinder
  Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
  ☆17Updated 7 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆153Updated 3 years ago
• riscv-non-isa / rvv-intrinsic-doc
  ☆335Updated last week
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆256Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆187Updated last month
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆117Updated 6 months ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆88Updated 4 years ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆108Updated 3 weeks ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• tzakharko / m4-sme-exploration
  Exploring the scalable matrix extension of the Apple M4 processor
  ☆178Updated 7 months ago
• clamchowder / Microbenchmarks
  Trying to figure various CPU things out
  ☆136Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆230Updated 7 months ago
• sparcians / map
  Modeling Architectural Platform
  ☆193Updated last week
• riscv / sail-riscv
  Sail RISC-V model
  ☆561Updated this week
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆391Updated last year
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆58Updated last week
• SpinalHDL / NaxRiscv
  ☆289Updated 3 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆175Updated last month
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆34Updated last year
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆160Updated 6 months ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆153Updated 4 months ago