Alternatives and similar repositories for AArch64-Explore:

Users that are interested in AArch64-Explore are comparing it to the libraries listed below

• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆128Updated 4 years ago
• dougallj / applecpu
  Apple Firestorm/Icestorm CPU microarchitecture docs
  ☆237Updated last year
• travisdowns / robsize
  ROB size testing utility
  ☆144Updated 3 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆105Updated 2 weeks ago
• riscv-non-isa / rvv-intrinsic-doc
  ☆318Updated this week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated 3 weeks ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆209Updated last year
• clamchowder / Microbenchmarks
  Trying to figure various CPU things out
  ☆115Updated 3 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆158Updated 2 months ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆431Updated 11 months ago
• sparcians / map
  Modeling Architectural Platform
  ☆180Updated last week
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆151Updated 4 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆150Updated 2 years ago
• tzakharko / m4-sme-exploration
  Exploring the scalable matrix extension of the Apple M4 processor
  ☆168Updated 4 months ago
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆241Updated this week
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆156Updated this week
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆265Updated 2 weeks ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆75Updated last year
• corsix / amx
  Apple AMX Instruction Set
  ☆1,055Updated 2 months ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆378Updated last year
• junjie1475 / MacOS_CoreBinder
  Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
  ☆15Updated 4 months ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆181Updated last month
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆150Updated 3 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆109Updated last week
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆113Updated 3 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆142Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆86Updated last month
• 0xD0GF00D / DocumentSASS
  Unofficial description of the CUDA assembly (SASS) instruction sets.
  ☆70Updated last week
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆48Updated 3 years ago