Alternatives and similar repositories for AArch64-Explore:

Users that are interested in AArch64-Explore are comparing it to the libraries listed below

• dougallj / applecpu
  Apple Firestorm/Icestorm CPU microarchitecture docs
  ☆232Updated last year
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆126Updated 4 years ago
• travisdowns / robsize
  ROB size testing utility
  ☆142Updated 3 years ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆421Updated 10 months ago
• riscv-non-isa / rvv-intrinsic-doc
  ☆308Updated last week
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆280Updated 2 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆147Updated 2 years ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆157Updated last month
• snipersim / snipersim
  The Sniper Multi-Core Simulator
  ☆113Updated 3 months ago
• sparcians / map
  Modeling Architectural Platform
  ☆176Updated 2 weeks ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆102Updated last week
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆109Updated 2 months ago
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆263Updated 4 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆149Updated this week
• junjie1475 / MacOS_CoreBinder
  Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
  ☆15Updated 2 months ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆150Updated 2 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆176Updated 3 weeks ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆87Updated 3 years ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆263Updated 6 months ago
• umd-memsys / DRAMsim3
  DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
  ☆338Updated 6 months ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆74Updated last year
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆166Updated 6 months ago
• chipsalliance / t1
  ☆250Updated this week
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆32Updated last year
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆374Updated 11 months ago
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆237Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆151Updated 11 months ago
• embench / embench-iot
  The main Embench repository
  ☆265Updated 5 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆499Updated this week