ocxtal / insn_bench_aarch64Links
Instruction latency & throughput profiler for AArch64
☆39Updated 2 months ago
Alternatives and similar repositories for insn_bench_aarch64
Users that are interested in insn_bench_aarch64 are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
- ROB size testing utility☆158Updated 3 years ago
- x86-64, ARM, and RVV intrinsics viewer☆66Updated last month
- Apple Firestorm/Icestorm CPU microarchitecture docs☆246Updated 2 years ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- AVX-512 documentation beyond what Intel provides☆57Updated last year
- Embedded Universal DSL: a good DSL for us, by us☆54Updated this week
- RV: A Unified Region Vectorizer for LLVM☆112Updated 5 months ago
- A minimal (really) out-of-tree MLIR example☆45Updated 2 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆81Updated this week
- InstLatX64_Demo☆44Updated 3 weeks ago
- Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs☆121Updated last month
- Trying to figure various CPU things out☆87Updated last year
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆113Updated last month
- Microbenchmarking experiments on Zen 2 machines☆20Updated 3 years ago
- Testing memory-level parallelism☆82Updated last year
- ☆304Updated last month
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- UB-aware interpreter for LLVM debugging☆31Updated last month
- Open Source Architecture Code Analyzer☆337Updated last month
- Table of ARM SoC and their features☆59Updated last week
- ☆33Updated 5 years ago
- ☆59Updated 2 weeks ago
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- QEMU with support for CHERI☆61Updated last week
- Reviving the old comp-arch.net wiki?☆18Updated 2 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 4 years ago
- CPU Ultimate Latency Test.☆113Updated 2 months ago
- uops.info Code Analyzer☆297Updated last year
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago