ocxtal / insn_bench_aarch64
Instruction latency & throughput profiler for AArch64
☆32Updated 11 months ago
Alternatives and similar repositories for insn_bench_aarch64:
Users that are interested in insn_bench_aarch64 are comparing it to the libraries listed below
- ☆28Updated 7 months ago
- ROB size testing utility☆140Updated 3 years ago
- x86-64, ARM, and RVV intrinsics viewer☆36Updated 3 weeks ago
- Microbenchmarks for Aarch64 (Cortex A53)☆12Updated last year
- Apple Firestorm/Icestorm CPU microarchitecture docs☆231Updated last year
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆97Updated 8 months ago
- InstLatX64_Demo☆41Updated this week
- Example implementation of Arm's Architecture Specification Language (ASL)☆114Updated 5 years ago
- AVX-512 documentation beyond what Intel provides☆44Updated last year
- Sled System Emulator☆28Updated 2 months ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆126Updated 3 years ago
- A minimal (really) out-of-tree MLIR example☆36Updated 2 weeks ago
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- Embedded Universal DSL: a good DSL for us, by us☆27Updated this week
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- ☆56Updated 2 weeks ago
- Stable, non-KVM version of PTLsim.☆28Updated 8 years ago
- Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code☆26Updated 5 years ago
- Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) API☆93Updated this week
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- ☆28Updated 2 years ago
- Table of ARM SoC and their features☆46Updated this week
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆98Updated 5 months ago
- GNU Superoptimizer Version 2☆25Updated 3 years ago
- Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines☆14Updated last month
- ☆31Updated 3 years ago
- Fork of LLVM adding CHERI support☆50Updated this week
- a Pin tool for collecting microarchitecture-independent workload characteristics☆59Updated 11 months ago
- CHERI-RISC-V model written in Sail☆56Updated last week
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆44Updated 5 years ago