ocxtal / insn_bench_aarch64
Instruction latency & throughput profiler for AArch64
☆34Updated last year
Alternatives and similar repositories for insn_bench_aarch64:
Users that are interested in insn_bench_aarch64 are comparing it to the libraries listed below
- ☆29Updated 11 months ago
- ROB size testing utility☆147Updated 3 years ago
- Microbenchmarks for Aarch64 (Cortex A53)☆12Updated 2 years ago
- InstLatX64_Demo☆43Updated 3 weeks ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆128Updated 4 years ago
- AVX-512 documentation beyond what Intel provides☆48Updated last year
- A minimal (really) out-of-tree MLIR example☆44Updated this week
- x86-64, ARM, and RVV intrinsics viewer☆43Updated 3 weeks ago
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- Sled System Emulator☆28Updated last week
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆82Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆38Updated 3 years ago
- Rust RISC-V Virtual Machine☆97Updated 6 months ago
- Table of ARM SoC and their features☆53Updated last month
- Embedded Universal DSL: a good DSL for us, by us☆36Updated this week
- RV: A Unified Region Vectorizer for LLVM☆107Updated 3 months ago
- Trying to figure various CPU things out☆77Updated last year
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆111Updated last month
- Bridging polyhedral analysis tools to the MLIR framework☆109Updated last year
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆105Updated 9 months ago
- Assembly super-optimization via constraint solving☆188Updated this week
- Apple Firestorm/Icestorm CPU microarchitecture docs☆239Updated last year
- Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines☆17Updated 5 months ago
- The new home for CnC Tests and Framework Libaries☆57Updated 4 months ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- A fast and accurate reuse distance analyzer for multi-threaded applications. It leverages existing hardware features in commodity CPUs.☆18Updated 2 years ago
- CPU micro benchmarks☆55Updated last week
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆71Updated this week
- TestFloat release 3☆58Updated last month