ocxtal / insn_bench_aarch64Links
Instruction latency & throughput profiler for AArch64
☆39Updated last month
Alternatives and similar repositories for insn_bench_aarch64
Users that are interested in insn_bench_aarch64 are comparing it to the libraries listed below
Sorting:
- x86-64, ARM, and RVV intrinsics viewer☆57Updated last week
- ☆33Updated last year
- Apple Firestorm/Icestorm CPU microarchitecture docs☆243Updated 2 years ago
- ROB size testing utility☆157Updated 3 years ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆131Updated 4 years ago
- ☆299Updated last week
- AVX-512 documentation beyond what Intel provides☆55Updated last year
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆79Updated last week
- Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs☆121Updated last week
- Trying to figure various CPU things out☆86Updated last year
- Table of ARM SoC and their features☆58Updated 3 weeks ago
- RV: A Unified Region Vectorizer for LLVM☆112Updated 4 months ago
- InstLatX64_Demo☆44Updated last month
- A selection of ANSI C benchmarks and programs useful as benchmarks☆92Updated last year
- Microbenchmarking experiments on Zen 2 machines☆20Updated 3 years ago
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆103Updated last year
- TestFloat release 3☆69Updated 6 months ago
- uops.info Code Analyzer☆290Updated last year
- Open Source Architecture Code Analyzer☆335Updated 3 weeks ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 3 years ago
- Arm C Language Extensions (ACLE)☆114Updated last month
- SoftFloat release 3☆300Updated 6 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated 2 weeks ago
- Develop toolchain based on llvm to for Cpu0 processor☆49Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆128Updated this week
- Working Draft of the RISC-V J Extension Specification☆191Updated last month
- Testing memory-level parallelism☆82Updated last year
- Microbenchmarks for Aarch64 (Cortex A53)☆12Updated 2 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 3 years ago
- The SiFive wake build tool☆91Updated last week