Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, which doesn't work on some platforms. Public domain except where otherwise noted.
☆132Feb 9, 2021Updated 5 years ago
Alternatives and similar repositories for microarchitecturometer
Users that are interested in microarchitecturometer are comparing it to the libraries listed below
Sorting:
- ROB size testing utility☆159Dec 19, 2021Updated 4 years ago
- Trying to figure various CPU things out☆94Jan 24, 2026Updated last month
- Trying to figure various CPU things out☆162Jan 31, 2026Updated last month
- CPU micro benchmarks☆76Feb 11, 2026Updated 2 weeks ago
- A cross-platform (Windows and Linux) CPU memory latency benchmark.☆57Dec 2, 2021Updated 4 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- ☆12Sep 12, 2023Updated 2 years ago
- DROB (Dynamic Rewriter and Optimizer of Binary code)☆26Feb 19, 2020Updated 6 years ago
- A Compiler from "Mx* language" (A C++ & Java like language) to RV32I Assembly, with optimizations on LLVM IR. SJTU CS2966 Project.☆12Feb 12, 2023Updated 3 years ago
- Towards Sound Reassembly of Modern x86-64 Binaries (ASPLOS'25)☆20Apr 1, 2025Updated 11 months ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆251Jul 13, 2023Updated 2 years ago
- Microbenchmarking experiments on Zen 2 machines☆21Jun 25, 2022Updated 3 years ago
- A collection of performance analysis tools, recipes, handy scripts, microbenchmarks & more☆143Jun 26, 2025Updated 8 months ago
- A benchmark for low-level CPU micro-architectural features☆761Feb 8, 2022Updated 4 years ago
- ☆20Sep 27, 2019Updated 6 years ago
- Performance Counter Measurements at the cycle granularity☆18Jul 9, 2021Updated 4 years ago
- Declarative MLIR compilers in Python!☆36Oct 9, 2020Updated 5 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆62Feb 12, 2024Updated 2 years ago
- gem5 configuration for intel's skylake micro-architecture☆54Jan 6, 2022Updated 4 years ago
- ☆313Sep 25, 2025Updated 5 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Oct 7, 2025Updated 4 months ago
- Instruction latency & throughput profiler for AArch64☆42Aug 20, 2025Updated 6 months ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Sep 6, 2022Updated 3 years ago
- Experimental playground to run spec2017 on iOS☆62Sep 11, 2023Updated 2 years ago
- ☆21Feb 6, 2020Updated 6 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41May 20, 2019Updated 6 years ago
- Intriman is a documentation generator that retargets the Intel Intrinsics Guide to other documentation formats☆28Jun 15, 2022Updated 3 years ago
- Popular hash table implementation benchmarks☆27Jul 12, 2017Updated 8 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Regal for OpenGL☆11Dec 2, 2019Updated 6 years ago
- SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.☆10Jan 15, 2022Updated 4 years ago
- A tool for checking tool output inspired by LLVM's FileCheck☆12Aug 29, 2025Updated 6 months ago
- cpufuzz is a dumb, simple and portable CPU fuzzer☆11Jan 27, 2019Updated 7 years ago
- Automates the build of pkgsrc binary packages in a sandbox☆15Mar 14, 2022Updated 3 years ago
- [WIP] Interval Analysis on LLVM IR☆12Jul 6, 2020Updated 5 years ago
- Fast UTF-8 codepoint sets for Zig.☆11Mar 17, 2025Updated 11 months ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 6 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Bindings to the macos kperf privateframework☆12Jan 11, 2024Updated 2 years ago