Veedrac / microarchitecturometerLinks
Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, which doesn't work on some platforms. Public domain except where otherwise noted.
☆129Updated 4 years ago
Alternatives and similar repositories for microarchitecturometer
Users that are interested in microarchitecturometer are comparing it to the libraries listed below
Sorting:
- ROB size testing utility☆156Updated 3 years ago
- ☆289Updated 7 months ago
- CPU micro benchmarks☆59Updated last month
- Trying to figure various CPU things out☆82Updated last year
- Apple Firestorm/Icestorm CPU microarchitecture docs☆242Updated 2 years ago
- Trying to figure various CPU things out☆141Updated 3 weeks ago
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- ☆136Updated 2 months ago
- A heterogeneous architecture timing model simulator.☆162Updated 7 months ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆54Updated 6 months ago
- Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines☆19Updated 8 months ago
- gem5 configuration for intel's skylake micro-architecture☆49Updated 3 years ago
- ☆33Updated 5 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆45Updated last month
- AMD Research Instruction Based Sampling Toolkit☆87Updated 4 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆84Updated last year
- A wrapper for the SPEC CPU2006 benchmark suite.☆88Updated 4 years ago
- ESESC: A Fast Multicore Simulator☆137Updated 3 years ago
- Instruction latency & throughput profiler for AArch64☆35Updated 3 weeks ago
- The University of Bristol HPC Simulation Engine☆98Updated 2 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Extremely Simple Microbenchmarks☆34Updated 7 years ago
- Microarchitecture diagrams of several CPUs☆37Updated 3 weeks ago
- ARMv8 performance monitor from userspace☆78Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆19Updated last year
- ☆20Updated 5 years ago