Veedrac / microarchitecturometerLinks
Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, which doesn't work on some platforms. Public domain except where otherwise noted.
☆132Updated 4 years ago
Alternatives and similar repositories for microarchitecturometer
Users that are interested in microarchitecturometer are comparing it to the libraries listed below
Sorting:
- ROB size testing utility☆159Updated 4 years ago
- Trying to figure various CPU things out☆92Updated last week
- CPU micro benchmarks☆76Updated 2 weeks ago
- ☆311Updated 4 months ago
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆251Updated 2 years ago
- Trying to figure various CPU things out☆160Updated this week
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆174Updated 4 months ago
- ☆150Updated 5 months ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- The University of Bristol HPC Simulation Engine☆104Updated 5 months ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆50Updated 6 months ago
- gem5 configuration for intel's skylake micro-architecture☆53Updated 4 years ago
- ☆33Updated 5 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 2 months ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆59Updated last year
- Memory System Microbenchmarks☆65Updated 2 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆108Updated 3 months ago
- Microarchitecture diagrams of several CPUs☆46Updated 3 weeks ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 7 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆131Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆141Updated last week
- AMD Research Instruction Based Sampling Toolkit☆94Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Extremely Simple Microbenchmarks☆39Updated 7 years ago
- Multi2Sim source code☆134Updated 7 years ago
- Measure instruction latency and throughput☆29Updated 5 months ago
- Instruction latency & throughput profiler for AArch64☆42Updated 5 months ago