sybila / biodivine-lib-bddLinks
A small library for BDD manipulation in Rust. Part of the BioDivine toolset.
☆23Updated this week
Alternatives and similar repositories for biodivine-lib-bdd
Users that are interested in biodivine-lib-bdd are comparing it to the libraries listed below
Sorting:
- Concurrent decision diagram framework written in Rust☆63Updated 2 weeks ago
- Capability-based verifier for safe Rust clients of interior mutability☆13Updated last year
- Rewrite Rule Inference Using Equality Saturation☆133Updated 2 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆14Updated 8 months ago
- A curated list of awesome Rust checkers☆43Updated 4 months ago
- Hardware Formal Verification Tool☆62Updated last month
- Pono: A flexible and extensible SMT-based model checker☆106Updated last week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated last month
- ☆43Updated last week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 2 years ago
- Benchmarking Suite for BDD packages☆17Updated last week
- An experimental framework for temporal verification based on first-order linear-time temporal logic. Our goal is to express transition sy…☆17Updated this week
- Random Generator of Btor2 Files☆10Updated last year
- A community preview of ongoing formal verification efforts for Asterinas☆27Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- BTOR2 MLIR project☆26Updated last year
- SAT solver written in Rust☆270Updated 2 years ago
- A modern (trail saving, clause subsumption/vivification, learning-rate based selecting, rephrase) CDCL SAT solver in Rust☆99Updated last month
- Verifying the Rust standard library☆264Updated this week
- RustHorn: A CHC-based automated verifier for Rust☆84Updated 4 months ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆123Updated last month
- A translation validation framework for MLIR☆88Updated 4 months ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- Logic circuit analysis and optimization☆43Updated last month
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 8 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆59Updated 10 years ago
- Symbolic-execution-based verifier for the Viper intermediate verification language.☆111Updated this week
- A verification tool for many memory models☆100Updated this week
- Interface with the rustc compiler for the purpose of program verification☆182Updated this week