Alternatives and similar repositories for Python_OpenCV_Lab:

Users that are interested in Python_OpenCV_Lab are comparing it to the libraries listed below

• mediaic / Crash_Course_for_New_Members
  Deep Learning & VLSI Crash Course for New Members
  ☆36Updated 6 months ago
• mediaic / VLSI_Lab1
  RTL + Synthesis + APR
  ☆11Updated last year
• g0kul / vcnn
  Verilog Convolutional Neural Network on PYNQ
  ☆28Updated 6 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 4 years ago
• PacoReinaCampo / MPSoC-NTM
  Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV
  ☆12Updated last month
• bharathk005 / Verilog_projects
  HDMI + GPU-pipeline + FFT
  ☆13Updated 8 years ago
• zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab
  Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
  ☆20Updated 3 years ago
• akukulanski / cnn
  This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …
  ☆13Updated 4 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 5 months ago
• PacoReinaCampo / PU-RISCV
  Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
  ☆19Updated 2 weeks ago
• jianyicheng / svm_hls_on_zynq
  Supporting Vector Machine Classsfications Using High-Level Synthesis
  ☆7Updated 6 years ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆59Updated 2 months ago
• PacoReinaCampo / SoC-RISCV
  System on Chip with RISCV-32 / RISCV-64 / RISCV-128
  ☆21Updated last month
• freecores / theia_gpu
  Theia: ray graphic processing unit
  ☆20Updated 10 years ago
• SamuelBayliss / Potholes
  Polyhedral Compilation tool for High Level Synthesis.
  ☆10Updated 10 years ago
• zhangmozhe / microshift_compression
  Microshift Compression: An Efficient Image Compression Algorithm for Hardware
  ☆32Updated 3 years ago
• ash-aldujaili / spatial-filter-hdl
  High Throughput Image Filters on FPGAs
  ☆12Updated 7 years ago
• accellera-official / cci
  SystemC Configuration, Control and Inspection (CCI)
  ☆15Updated 7 months ago
• sifive / block-nvdla-sifive
  ☆42Updated 3 years ago
• ikwzm / ZynqMP-FPGA-Ubuntu18.04-Ultra96
  Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2
  ☆19Updated 4 years ago
• VP-Vibes / VPV-Peripherals
  Library of example SystemC/TLM peripherals for various SoCs based on the SCS library
  ☆12Updated 3 weeks ago
• yutongshen / RISC-V-Emulator
  ☆29Updated last week
• jomonkjoy / Tool-Make-Script
  Synopsys Design compiler, VCS and Tetra-MAX
  ☆17Updated 6 years ago
• iammituraj / FIFOs
  Register-based and RAM-based FIFOs designed in Verilog/System Verilog.
  ☆16Updated 6 months ago
• max2ma / shiftNet
  ☆14Updated 5 years ago
• ramachav / Simple-Neural-Network-Accelerator
  Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…
  ☆10Updated 5 years ago
• pulp-platform / ne16
  Neural Engine, 16 input channels
  ☆13Updated 2 years ago
• dcblack / sc-platform
  Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0
  ☆24Updated 2 years ago
• pulp-platform / stream-ebpc
  Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…
  ☆24Updated 4 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 5 years ago