Alternatives and similar repositories for Python_OpenCV_Lab

Users that are interested in Python_OpenCV_Lab are comparing it to the libraries listed below

• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• mediaic / Crash_Course_for_New_Members
  Deep Learning & VLSI Crash Course for New Members
  ☆38Updated 11 months ago
• chethiya / Deep-Learning-Processor-List
  A list of ICs and IPs for AI, Machine Learning and Deep Learning.
  ☆23Updated 6 years ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆28Updated 2 years ago
• accellera-official / cci
  SystemC Configuration, Control and Inspection (CCI)
  ☆17Updated last month
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 10 months ago
• SamuelBayliss / Potholes
  Polyhedral Compilation tool for High Level Synthesis.
  ☆10Updated 11 years ago
• ash-aldujaili / spatial-filter-hdl
  High Throughput Image Filters on FPGAs
  ☆13Updated 7 years ago
• PacoReinaCampo / MPSoC-NTM
  Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV
  ☆12Updated last month
• bharathk005 / Verilog_projects
  HDMI + GPU-pipeline + FFT
  ☆13Updated 9 years ago
• TUE-EE-ES / HalideAutoGPU
  ☆11Updated 4 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆17Updated 6 years ago
• PacoReinaCampo / SoC-RISCV
  System on Chip with RISCV-32 / RISCV-64 / RISCV-128
  ☆22Updated last month
• yhlleo / ImageDataAugmentation
  Image data augmentation via flipping and rotation.
  ☆11Updated 6 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆39Updated 11 years ago
• ISU-RCL / cvBench
  Benchmarking Analysis of Vision Kernels on Embedded CPU, GPU and FPGA
  ☆15Updated 6 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆12Updated 11 years ago
• SCLUO / ITRI-OpenDLA
  OpenDLA for trying the demo and FPGA solution
  ☆16Updated 2 years ago
• amohant4 / HLS_for_CNN
  This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
  ☆14Updated 7 years ago
• adwaita1 / COMPILER-DESIGNS
  CODES RELATED TO PRINCIPLES OF COMPILER DESIGN
  ☆9Updated 6 years ago
• Minres / TGC-VP
  The Scale4Edge ecosystem VP
  ☆10Updated 2 months ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 9 years ago
• chengengjie / delaunay-triangulation
  Delaunay Triangulation
  ☆9Updated 6 years ago
• WeiCheng14159 / bazel-android-opencl
  Run OpenCL program on MOBILE GPU (Qualcomm & ARM) !
  ☆17Updated 7 years ago
• lesc-ufv / cgra-routing
  SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
  ☆11Updated 4 years ago
• Junyi-Liu / benchmarks-HLS
  Benchmarks, testbenches, and transformed codes for high-level synthesis research
  ☆13Updated 7 years ago
• caslab-NCKU / CASLab-GPU-SIM
  CASLab-GPU simulator in SystemC
  ☆10Updated 5 years ago
• cfelton / test_jpeg
  This is a myhdl test environment for the open-cores jpeg_encoder.
  ☆17Updated 8 years ago
• deep6000 / Embedded-Machine-Vision-and-Intelligent-Automation
  An introductory course on machine vision and related machine learning used in automation, autopilots, security and inspection systems. To…
  ☆31Updated 3 years ago
• pulp-platform / rbe
  Reconfigurable Binary Engine
  ☆17Updated 4 years ago