mediaic / Python_OpenCV_Lab
This is the lab practice for students to get the hang of using python-opencv to do image processing applications.
☆15Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Python_OpenCV_Lab
- Deep Learning & VLSI Crash Course for New Members☆35Updated 3 months ago
- RTL + Synthesis + APR☆11Updated last year
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated 2 weeks ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 2 weeks ago
- ☆58Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- Run OpenCL program on MOBILE GPU (Qualcomm & ARM) !☆16Updated 6 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- umbrella project helps you to build up onnc from scratch☆22Updated 2 years ago
- HOG + SVM on FPGA☆25Updated 3 years ago
- HDMI + GPU-pipeline + FFT☆13Updated 8 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- Supporting Vector Machine Classsfications Using High-Level Synthesis☆7Updated 6 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆12Updated 2 years ago
- High Throughput Image Filters on FPGAs☆11Updated 7 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- Neural Engine, 16 input channels☆13Updated 2 years ago
- RTL + Verfication + Synthesis + APR☆10Updated 6 years ago
- SystemC Configuration, Control and Inspection (CCI)☆12Updated 4 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 3 weeks ago
- DynamicVINO is an open-source C++ library for establishing easy-to-use, extensible and scalable deep learning inference system for Intel…☆14Updated 6 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- ☆29Updated last year
- ☆45Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆21Updated 8 years ago
- ☆37Updated 2 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago