chethiya / Deep-Learning-Processor-ListLinks
A list of ICs and IPs for AI, Machine Learning and Deep Learning.
☆24Updated 7 years ago
Alternatives and similar repositories for Deep-Learning-Processor-List
Users that are interested in Deep-Learning-Processor-List are comparing it to the libraries listed below
Sorting:
- High Throughput Image Filters on FPGAs☆14Updated 8 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 10 years ago
- Verilog Implementation of the Census Transform Stereo Vision algorithm☆30Updated 2 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Updated 12 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- ☆35Updated 2 years ago
- Binary Neural Network on IceStick FPGA.☆54Updated 7 years ago
- ☆26Updated 7 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆64Updated last year
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Benchmarking Analysis of Vision Kernels on Embedded CPU, GPU and FPGA☆15Updated 6 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Updated 3 weeks ago
- ☆46Updated 5 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 6 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Updated 10 years ago
- ☆37Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- NEural Minimizer for pytOrch☆47Updated last year
- Algorithmic C Math Library☆67Updated last month
- ☆39Updated 8 years ago
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆24Updated 8 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Updated 7 years ago
- Fast Floating Point Operators for High Level Synthesis☆23Updated 2 years ago
- Stereo vision core implemented on an FPGA using HLS☆12Updated 12 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Updated 6 years ago