LewisLiuPub / DynamicVINO

Related projects ⓘ

Alternatives and complementary repositories for DynamicVINO

• ash-aldujaili / spatial-filter-hdl
  High Throughput Image Filters on FPGAs
  ☆11Updated 7 years ago
• t-kuha / sdsoc
  SDSoC example projects
  ☆13Updated 3 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 8 years ago
• ISU-RCL / cvBench
  Benchmarking Analysis of Vision Kernels on Embedded CPU, GPU and FPGA
  ☆14Updated 5 years ago
• signalogic / SigDL
  Deep Learning Compression and Acceleration SDK -- deep model compression for Edge and IoT embedded systems, and deep model acceleration f…
  ☆20Updated 6 years ago
• shaneleonard / neural-hardware
  Verilog library for implementing neural networks.
  ☆24Updated 10 years ago
• intel / isaac
  Input-aware cuBLAS/clBLAS implementation for better performance
  ☆17Updated 2 years ago
• SCLUO / ITRI-OpenDLA
  OpenDLA for trying the demo and FPGA solution
  ☆16Updated 2 years ago
• chethiya / Deep-Learning-Processor-List
  A list of ICs and IPs for AI, Machine Learning and Deep Learning.
  ☆21Updated 6 years ago
• sarlinpe / Hardware-Neural-Network
  Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
  ☆17Updated 7 years ago
• ironstein0 / handwriting-recognition-using-neural-networks-on-FPGA-final-year-project
  ☆22Updated 7 years ago
• mit-han-lab / bnn-icestick
  Binary Neural Network on IceStick FPGA.
  ☆50Updated 6 years ago
• ikwzm / ZynqMP-FPGA-Ubuntu18.04-Ultra96
  Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2
  ☆19Updated 4 years ago
• OAID / TensorFlow-HRT
  Heterogeneous Run Time version of TensorFlow. Added heterogeneous capabilities to the TensorFlow, uses heterogeneous computing infrastruc…
  ☆36Updated 6 years ago
• lankas / SqueezeNet
  ☆39Updated 7 years ago
• adsc-hls / fcuda
  The FCUDA CUDA-to-RTL compiler
  ☆18Updated 8 years ago
• nlbutts / tflite_zynq
  Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
  ☆49Updated 6 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆26Updated 4 years ago
• malkadi / FGPU_IPython
  ☆23Updated 6 years ago
• adamjvr / ZyncMV
  ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC
  ☆19Updated 7 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆37Updated 10 years ago
• rwpenney / spfpm
  Package for performing fixed-point, arbitrary-precision arithmetic in Python.
  ☆64Updated 8 months ago
• xmos / lib_tflite_micro
  ☆10Updated this week
• g0kul / vcnn
  Verilog Convolutional Neural Network on PYNQ
  ☆27Updated 6 years ago
• phdegen / object_detection_on_zynq_mpsoc
  ☆19Updated 7 years ago
• areusch / microtvm-blogpost-eval
  ☆30Updated 3 years ago
• pulp-platform / hero-sdk
  ⛔ DEPRECATED ⛔ HERO Software Development Kit
  ☆20Updated 2 years ago
• AEW2015 / PYNQ_PR_Overlay
  Adding PR to the PYNQ Overlay
  ☆17Updated 7 years ago
• pfpsim / simple-npu
  An example model of a Network Processing Unit using the PFPSim framework.
  ☆11Updated 8 years ago