DynamicVINO is an open-source C++ library for establishing easy-to-use, extensible and scalable deep learning inference system for Intel CPU, GPU, NCS, FPGA based on Intel' s OpenVINO toolkit
☆14Aug 21, 2018Updated 8 years ago
Alternatives and similar repositories for DynamicVINO
Users that are interested in DynamicVINO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Aug 4, 2022Updated 4 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 8 years ago
- DVI PMOD adapter (HDMI connector)☆31Feb 2, 2021Updated 5 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆14Oct 10, 2016Updated 10 years ago
- Simple audio processing with ADAU1761☆11Apr 18, 2020Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 9 years ago
- Force Field X development has moved to the SchniedersLab area of GitHub.☆17Oct 4, 2019Updated 7 years ago
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 7 years ago
- This repository provides a set of tools and libraries to integrate Intel® OpenVINO™ Toolkit with ROS 2 (Robot Operating System), enabling…☆188Jun 10, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- libCircuit is a C++ Library for EDA software development☆19Sep 27, 2018Updated 8 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- 😂 Predicts an emoji based on sentiment & semantic analyses for a test dataset based on a training dataset of tweets.☆10Mar 17, 2017Updated 9 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆117Apr 3, 2020Updated 6 years ago
- KWANT is an open source C++ toolkit for computing scores and other metrics for object tracking systems.☆12Jan 22, 2026Updated 9 months ago
- Realization of Lane Detection on CPU and implementation on FPGA using SDSOC and VIVADO. Key terms for used softwares: C++, OpenCV, xfOpe…☆21Apr 13, 2020Updated 6 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Dec 31, 2018Updated 7 years ago
- [DEPRECATED] Moved to ROCm/rocm-systems repo☆10Updated this week
- ☆12May 5, 2015Updated 11 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 8 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 10 years ago
- This repo contains all the code, slides and other reference documents used in community sessions.☆14Mar 29, 2023Updated 3 years ago
- realtime pitch shift time and freq domain methods optimized for dsp fpga hardware, linux C and Matlab☆18Dec 6, 2017Updated 8 years ago
- MGSim - Many-Core Simulation for Research & Education☆17Mar 20, 2017Updated 9 years ago
- Wrapper for Allied Vision Technology cameras using their Vimba SDK☆10Jul 13, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 用VLCKit封装集成的播放器☆12Apr 18, 2016Updated 10 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆16Dec 2, 2018Updated 7 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- TDengine adapters for prometheus☆13Jan 5, 2022Updated 4 years ago
- A deep learning based bioinformatics project on epigenetics in Type 2 Diabetes.☆17Mar 25, 2023Updated 3 years ago
- how to build your own RC drone + controller☆27Apr 25, 2026Updated 6 months ago
- Software for radio-interferometric imaging 1.0☆15Jun 21, 2017Updated 9 years ago