Generic floating-point types in Python
☆20Apr 18, 2026Updated 4 months ago
Alternatives and similar repositories for gfloat
Users that are interested in gfloat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- APyTypes - Algorithmic data types for Python☆44Updated this week
- materials available to the public☆41Jul 29, 2026Updated last month
- PySCF on IPU☆44Mar 12, 2024Updated 2 years ago
- ☆23Apr 24, 2026Updated 4 months ago
- FLOPS: Formalization in the Lean Theorem Prover of the P3109 Standard☆18Jul 28, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 10 months ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆39Aug 23, 2026Updated last week
- MESS: Modern Electronic Structure Simulations☆21Sep 24, 2024Updated last year
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆35Jun 27, 2021Updated 5 years ago
- VHDL Language Support for VSCode☆74Mar 28, 2025Updated last year
- ☆11Jul 12, 2023Updated 3 years ago
- C library for the emulation of reduced-precision floating point types☆59Apr 2, 2023Updated 3 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A social movie rating platform where users can follow each other, rate films, and share their thoughts through comments.☆13Dec 15, 2022Updated 3 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Telegram Bot for YTU Dining Hall Menu☆15May 9, 2022Updated 4 years ago
- ☆16Jun 23, 2023Updated 3 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 19, 2026Updated last month
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 9 months ago
- Low cost open source Lattice iCE40UP5k FPGA board.☆21Dec 15, 2020Updated 5 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- JAX for Graphcore IPU (experimental)☆21Mar 12, 2024Updated 2 years ago
- Stellenbosch University ZeroSpeech 2019 System☆10Apr 4, 2019Updated 7 years ago
- RISC-V emulator in python☆64Updated this week
- This repository is a reimplementation of the paper(BERT has a Mouth, and It Must Speak: BERT as a Markov Random Field Language Model: htt…☆11Nov 14, 2019Updated 6 years ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆31Jul 6, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 5-stage RISC-V CPU, originally developed for RISCBoy☆39Jul 1, 2023Updated 3 years ago
- A flexible and scalable development platform for modern FPGA projects.☆47Aug 10, 2026Updated 3 weeks ago
- An algebra for Matrix Expressions written in Maude☆24Oct 23, 2012Updated 13 years ago
- Алгоритмы из книги "Алгоритмы на графах" Роберта Седжвика☆17Oct 3, 2014Updated 11 years ago
- UPduino☆29Mar 30, 2020Updated 6 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- plainchant - a lightweight and libre imageboard☆15Updated this week