Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM
☆48Apr 29, 2026Updated last week
Alternatives and similar repositories for Saturn
Users that are interested in Saturn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- front panel for Orion based Andromeda radio☆11Jan 9, 2023Updated 3 years ago
- The main working repo for changes to Thetis for the Apache Labs line of radios. Find us here : https://discord.gg/6fHCRKnDc9☆114Updated this week
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Initial Clean Commit☆24Dec 25, 2025Updated 4 months ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Updated Thetis with support for Hermes Lite 2 functionality☆69Apr 25, 2026Updated last week
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆27Mar 24, 2026Updated last month
- MIDI Controller over USB for Thetis, PowerSDR and etc.☆11Apr 16, 2023Updated 3 years ago
- ☆69Nov 10, 2019Updated 6 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year
- Raspberry Pi standalone code for HPSDR (old and new Ethernet protocol)☆82Apr 28, 2026Updated last week
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆15May 13, 2022Updated 3 years ago
- Mesh adaptation utilities for coastal ocean modelling in Firedrake and Thetis.☆11Aug 3, 2021Updated 4 years ago
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Передача и прием голоса через модем LoRa на базе платы LILYGO®TTGO LoRa32☆12May 19, 2023Updated 2 years ago
- Experimental development of a narrowband data modem for QO100☆12Jul 20, 2021Updated 4 years ago
- Software defined radio emulator☆13Jan 31, 2022Updated 4 years ago
- DDC/DUC amateur radio transceiver☆20Jan 23, 2026Updated 3 months ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- All thing about SDRPi☆20Mar 17, 2023Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 4 years ago
- Linux software-defined radio☆32Mar 9, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 7 months ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆31Dec 25, 2023Updated 2 years ago
- ☆23Mar 16, 2017Updated 9 years ago
- ExtIO_sddc.dll - BreadBoard RF103 / HDSDR☆102Mar 10, 2026Updated last month
- A FreeDV device based on the ESP32.☆112Oct 30, 2024Updated last year
- Template PCB's for SYZYGY board designs☆29Aug 15, 2022Updated 3 years ago
- HTML5 WebSDR (actually only FFT)☆19Mar 19, 2013Updated 13 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆32Jan 5, 2017Updated 9 years ago
- WebWSPR is a WSPR program for SBCs or Linux PCs which uses a web browser as GUI☆24Apr 23, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DeepLTK Examples - Deep Learning Toolkit for LabVIEW☆16Dec 4, 2025Updated 5 months ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆57Feb 26, 2021Updated 5 years ago
- This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University☆15Jun 15, 2018Updated 7 years ago
- OpenCW Keyer MK2 hardware files☆32May 28, 2019Updated 6 years ago
- Ansible role for ntp☆12Apr 14, 2026Updated 3 weeks ago