jaspreetsingh009 / Digital-Phase-Locked-Loop-PLL
Single Phase Digital PLL design using TI's Delfino Launchpad
☆25Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for Digital-Phase-Locked-Loop-PLL
- Vector Network Analyzer 10 KHz - 180 MHz☆24Updated 6 years ago
- USBTMC DAC firmware for the stm32f4 discovery board☆23Updated 10 years ago
- Example for si4463☆20Updated 6 years ago
- A simple FMCW radar works on 5.8GHz☆14Updated 5 years ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆38Updated 5 years ago
- Xilinx virtual cable daemon j-link support☆18Updated 7 years ago
- Software for the LabTool logic analyzer and oscilloscope☆84Updated 3 years ago
- Software Defined Radio running on STM32 processor.☆85Updated 6 years ago
- 5MHz to 2.1GHz RF Synthesizer with modulation capability☆38Updated last year
- freemodbus, freertos, libopencm3. maybe rs485, maybe other rtos?☆11Updated 3 years ago
- ☆17Updated 9 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆30Updated 7 years ago
- SW SDR☆39Updated last year
- ZYNQ-IPMC Hardware☆16Updated 2 years ago
- Open-BLDC brushless motor C simulator☆21Updated 12 years ago
- 4-Layer XC7Z010 DDR3 Layout☆14Updated 2 years ago
- STM32 bootloader with AES encription☆23Updated 5 months ago
- Turn your STM32F7-Discovery into a portable SDR with RTL-SDR USB dongle