luinardi / hypermapperLinks
Black-box Optimizer based on Bayesian Optimization
☆158Updated last year
Alternatives and similar repositories for hypermapper
Users that are interested in hypermapper are comparing it to the libraries listed below
Sorting:
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆94Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- DATuner Repository☆18Updated 6 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Open source version of ArchGym project.☆117Updated 3 months ago
- ☆18Updated 3 years ago
- A Data-Centric Compiler for Machine Learning☆84Updated last year
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆67Updated 2 years ago
- ☆17Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 7 months ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 8 months ago
- ☆21Updated 2 years ago
- ☆16Updated 3 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆76Updated 3 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆36Updated 4 years ago
- ☆81Updated 5 months ago
- Data-Centric MLIR dialect☆42Updated last year
- Parallel sparse direct solver for circuit simulation☆43Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆25Updated last year
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆27Updated 7 years ago
- ☆31Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A GPU algorithm for sparse matrix-matrix multiplication☆71Updated 4 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated 8 months ago
- Singular Binarized Neural Network based on GPU Bit Operations (see our SC-19 paper)☆15Updated 4 years ago