luinardi / hypermapperLinks
Black-box Optimizer based on Bayesian Optimization
☆159Updated last year
Alternatives and similar repositories for hypermapper
Users that are interested in hypermapper are comparing it to the libraries listed below
Sorting:
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆96Updated 2 years ago
- Open source version of ArchGym project.☆121Updated 6 months ago
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- DATuner Repository☆17Updated 7 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆18Updated 3 years ago
- ☆18Updated last year
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆68Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆28Updated 7 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆31Updated 11 months ago
- Parallel sparse direct solver for circuit simulation☆47Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A Data-Centric Compiler for Machine Learning☆85Updated last year
- ☆21Updated 2 years ago
- ☆33Updated 3 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆160Updated last week
- ☆82Updated 8 months ago
- Data-Centric MLIR dialect☆43Updated 2 years ago
- ☆17Updated 4 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- Pursuing the best performance of linear solver in circuit simulation☆40Updated last month
- ☆40Updated last week
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ColTraIn HBFP Training Emulator☆16Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 11 months ago