Alternatives and similar repositories for lzs:

Users that are interested in lzs are comparing it to the libraries listed below

• syntacore / fpga-sdk-prj
  FPGA-based SDK projects for SCRx cores
  ☆17Updated 3 years ago
• jevinskie / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆12Updated 2 years ago
• ZipCPU / wbpwmaudio
  A wishbone controlled PWM (audio) controller
  ☆15Updated last year
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆45Updated 8 months ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆21Updated 5 years ago
• neozeed / Mach86
  Mach kernel from 1986
  ☆13Updated 5 years ago
• freecores / ps2
  PS2 interface
  ☆17Updated 7 years ago
• freecores / rtf8088
  rtf8088
  ☆10Updated 10 years ago
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆24Updated 4 years ago
• nsauzede / cpu86
  🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA
  ☆43Updated 3 weeks ago
• defparam / PCI2Nano-RTL
  An open source FPGA PCI core & 8250-Compatible PCI UART core
  ☆40Updated 4 years ago
• waltervn / opl3_fpga-apps
  ☆14Updated 6 years ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆16Updated 6 months ago
• rxrbln / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆22Updated 3 years ago
• ShepardSiegel / ocpi
  Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!
  ☆25Updated 8 years ago
• Domipheus / ArtyS7-RPU-SoC
  Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
  ☆39Updated 4 years ago
• JohnDMcMaster / xilinx-usb-driver
  Mirror of git://git.zerfleddert.de/usb-driver
  ☆19Updated 11 years ago
• freecores / y80e
  Y80e - Z80/Z180 compatible processor extended by eZ80 instructions
  ☆21Updated 10 years ago
• skiphansen / panog2_linux
  Prebuilt images for Linux for the Pano Logic G2
  ☆13Updated last year
• riscv / riscv-smbios
  RISC-V SMBIOS Type 44 Spec
  ☆12Updated last year
• hdl-util / vga-text-mode
  VGA-compatible text mode functionality
  ☆15Updated 4 years ago
• aoeldemann / fluent10g
  Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet
  ☆26Updated 4 years ago
• tomverbeure / ecp5_jtag
  Use ECP5 JTAG port to interact with user design
  ☆26Updated 3 years ago
• CospanDesign / nysa
  FPGA Development toolset
  ☆20Updated 7 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆16Updated 4 years ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 10 months ago
• j-core / j-core-ice40
  J-core SOC for ice40 FPGA
  ☆19Updated 5 years ago
• starfive-tech / opensbi
  ☆17Updated last month
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆78Updated 4 years ago
• twj42 / PanoLogicG2_ReverseEngineering
  A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client
  ☆34Updated 6 years ago