phdyang007 / dlhsdLinks
This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning", which is published in 54th Design Automation Conference. The extension is accepted by IEEE Transactions on Computer-Aided Design.
☆50Updated last year
Alternatives and similar repositories for dlhsd
Users that are interested in dlhsd are comparing it to the libraries listed below
Sorting:
- Neural-ILT, An End-to-end Learning-based Mask Optimizer☆81Updated 2 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- This repo contains ~4000 designs that are used to train GAN-OPC [DAC2018. TCAD2019]☆27Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 7 months ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- An open multiple patterning framework☆81Updated last year
- An Open-source Platform for Inverse Lithography Technology Research☆201Updated 8 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- ☆27Updated 7 months ago
- ☆39Updated 4 years ago
- This repo contains the source code and pretrained model for the paper "Semi-Supervised Hotspot Detection with Self-Paced Multi-Task Lear…☆16Updated 7 years ago
- Machine Generated Analog IC Layout☆262Updated last year
- EUV Layer Hotspot Detection Benchmark Suit☆18Updated 4 years ago
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- ☆69Updated last month
- VLSI EDA Global Router☆77Updated 7 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Python iterface for Cadence LEF/DEF parser.☆28Updated 2 years ago
- Artificial Netlist Generator☆45Updated last year
- Detected Hotspots in the Lithography process using Vision Transformers, Convolution Neural Networks and Artificial Neural Networks, and c…☆45Updated 5 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆44Updated 6 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- LithoBench: Benchmarking AI Computational Lithography for Semiconductor Manufacturing☆102Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆32Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago