phdyang007 / dlhsdLinks
This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning", which is published in 54th Design Automation Conference. The extension is accepted by IEEE Transactions on Computer-Aided Design.
☆52Updated last year
Alternatives and similar repositories for dlhsd
Users that are interested in dlhsd are comparing it to the libraries listed below
Sorting:
- This repo contains the source code and pretrained model for the paper "Semi-Supervised Hotspot Detection with Self-Paced Multi-Task Lear…☆16Updated 7 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- An open multiple patterning framework☆82Updated last year
- Neural-ILT, An End-to-end Learning-based Mask Optimizer☆87Updated 3 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- ☆30Updated 9 months ago
- Machine Generated Analog IC Layout☆268Updated last year
- This repo contains ~4000 designs that are used to train GAN-OPC [DAC2018. TCAD2019]☆30Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- ☆41Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆157Updated 3 weeks ago
- A Design Rule Checker with GPU Acceleration☆61Updated 2 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- An Open-source Platform for Inverse Lithography Technology Research☆210Updated 9 months ago
- ☆74Updated 3 months ago
- ☆51Updated last year
- ☆21Updated 2 years ago
- ☆29Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Updated 7 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Python iterface for Cadence LEF/DEF parser.☆33Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- DATC RDF☆50Updated 5 years ago