leleonardzhang / Capuchin
A framework and model generator for Neural Network inferences on MSP430
☆11Updated 2 years ago
Alternatives and similar repositories for Capuchin:
Users that are interested in Capuchin are comparing it to the libraries listed below
- Release repo for SONIC and TAILS☆20Updated 4 years ago
- MLPerf™ Tiny is an ML benchmark suite for extremely low-power systems such as microcontrollers☆368Updated 3 weeks ago
- generate tflite micro code which bypasses the interpreter (directly calls into kernels)☆79Updated 2 years ago
- Vitis HLS Library for FINN☆188Updated last month
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 4 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆219Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- ☆8Updated 4 years ago
- ☆213Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆196Updated this week
- ☆340Updated last year
- DPU on PYNQ☆208Updated 11 months ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆13Updated last year
- ☆407Updated 4 months ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- ☆16Updated 2 years ago
- ☆242Updated 4 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆198Updated 9 months ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆21Updated 3 years ago
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆186Updated 11 months ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆78Updated 3 years ago
- BNNs (XNOR, BNN and DoReFa) implementation for PyTorch 1.0+☆39Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆191Updated last year
- Repository to host and maintain scale-sim-v2 code☆255Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆124Updated this week
- PYNQ, Neural network Language model, Overlay☆105Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆124Updated this week
- Computer Vision Overlays on Pynq☆175Updated 5 years ago