leleonardzhang / Capuchin
A framework and model generator for Neural Network inferences on MSP430
☆11Updated 2 years ago
Alternatives and similar repositories for Capuchin:
Users that are interested in Capuchin are comparing it to the libraries listed below
- Release repo for SONIC and TAILS☆20Updated 4 years ago
- ☆10Updated 7 years ago
- MLPerf™ Tiny is an ML benchmark suite for extremely low-power systems such as microcontrollers☆391Updated this week
- ☆221Updated 2 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆79Updated 4 years ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆13Updated last year
- Benchmarks for Characterizing the Deployment of Deep Neural Networks on Commercial Edge Devices - IISWC'19 Paper☆15Updated 5 years ago
- [MobiSys 2020] Fast and Scalable In-memory Deep Multitask Learning via Neural Weight Virtualization☆16Updated 4 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆41Updated 5 years ago
- MLPerf (tm) Tiny Deep Learning Benchmarks for STM32 devices☆13Updated 11 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆221Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆137Updated last month
- generate tflite micro code which bypasses the interpreter (directly calls into kernels)☆79Updated 2 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- Vitis HLS Library for FINN☆191Updated 2 weeks ago
- ☆20Updated this week
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- Ares: A framework for quantifying the resilience of deep neural networks☆35Updated 5 years ago
- Tool for optimize CNN blocking☆95Updated 5 years ago
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆23Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆133Updated this week
- ☆14Updated 4 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆195Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- ☆40Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated last month
- ☆9Updated 5 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆11Updated 3 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 5 years ago