TUDSSL / InK
☆8Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for InK
- Release repo for SONIC and TAILS☆20Updated 4 years ago
- A framework and model generator for Neural Network inferences on MSP430☆11Updated 2 years ago
- MLPerf™ Tiny is an ML benchmark suite for extremely low-power systems such as microcontrollers☆359Updated 3 weeks ago
- ☆20Updated 4 years ago
- generate tflite micro code which bypasses the interpreter (directly calls into kernels)☆77Updated 2 years ago
- ☆15Updated 2 years ago
- ☆337Updated last year
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆76Updated 3 years ago
- [MobiSys 2020] Fast and Scalable In-memory Deep Multitask Learning via Neural Weight Virtualization☆15Updated 4 years ago
- [UbiComp 2020] Intermittent Learning: On-Device Machine Learning on Intermittently Powered System☆11Updated 4 years ago
- Collection of STM32 projects making use of Tensorflow Lite Micro☆28Updated 4 years ago
- A scheme for privacy-preserving learning on Tiny Devices.☆41Updated 2 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆216Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆64Updated this week
- ☆25Updated last year
- Syllabus, schedule, resources etc. for TinyML study group☆46Updated 3 years ago
- zTT: Learning-based DVFS with Zero Thermal Throttling for Mobile Devices [MobiSys'21] - Artifact Evaluation☆20Updated 3 years ago
- ☆30Updated 4 years ago
- Fast and accurate DRAM power and energy estimation tool☆129Updated last week
- START HERE: Documentation for ADI's MAX78000 and MAX78002 Edge AI devices☆100Updated 6 months ago
- ☆124Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆30Updated this week
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆32Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆79Updated 8 months ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆97Updated 6 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆39Updated 4 years ago
- Repository to host and maintain scale-sim-v2 code☆233Updated 2 weeks ago
- FInd arena size for TensorFlow Lite models☆27Updated last year
- MAESTRO binary release☆22Updated 5 years ago