A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.
☆13Mar 11, 2017Updated 9 years ago
Alternatives and similar repositories for Rhino-Processing-Blocks
Users that are interested in Rhino-Processing-Blocks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆33Jul 15, 2026Updated 3 months ago
- Cross EDA Abstraction and Automation☆43Updated this week
- VHDL related news.☆27Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Vivado project for the SP701 Imaging application project☆13Apr 1, 2020Updated 6 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 2 months ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Nov 12, 2024Updated last year
- PYNQ-Z1 Compatible Python helper functions for AXI UARTLITE IP Core of Xilinx☆13Jun 16, 2021Updated 5 years ago
- artix-7 PCIe dev board☆34Sep 27, 2017Updated 9 years ago
- A Real Time Clock core for FPGA's☆31Jan 17, 2024Updated 2 years ago
- Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6…☆18Dec 10, 2016Updated 9 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 5 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 9 months ago
- CDA Telemetry Demodulator for GOES-16☆13Dec 28, 2021Updated 4 years ago
- sample VCD files☆43Updated this week
- Fixed point package for Python.☆37Apr 28, 2023Updated 3 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Lime Digital Signal Processing☆31Nov 25, 2025Updated 10 months ago
- ☆42Apr 20, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 7 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Fetches loadshedding data from City of Cape Town☆19Jun 16, 2025Updated last year
- arduino esp32 tvp5150 cvbs camera project☆15Mar 28, 2022Updated 4 years ago
- USBMETER - A meter for detecting the current and voltage of USB bus.☆12Nov 17, 2024Updated last year
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago