harout / concurrent-data-captureLinks
Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6SLX9, Wiznet W5500, and MCP3002 ADC.
☆17Updated 8 years ago
Alternatives and similar repositories for concurrent-data-capture
Users that are interested in concurrent-data-capture are comparing it to the libraries listed below
Sorting:
- ZYNQ-IPMC Hardware☆17Updated 3 years ago
- STM32F407 + Spartan6 combo with high speed USB TMC interface☆29Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆47Updated 4 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆30Updated 4 years ago
- AD7606 driver verilog☆42Updated 6 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆73Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆67Updated 2 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- ☆39Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 4 months ago
- This is xc7z020clg400 FPGA hardware core board design☆52Updated last year
- SEA-S7_gesture recognition☆16Updated 4 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- PID controller☆20Updated 10 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆63Updated 2 years ago
- Testbenches for HDL projects☆18Updated last week
- FTDI EEPROM dumps for common JTAG FPGA programmers☆81Updated last year
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆26Updated last year
- ☆48Updated 4 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆110Updated 3 years ago
- fpga jtag hardware☆21Updated 2 years ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆26Updated 6 years ago
- An open source FPGA design for DSLogic☆156Updated 10 years ago
- USB serial device (CDC-ACM)☆39Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- ☆28Updated 4 years ago