harout / concurrent-data-captureLinks
Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6SLX9, Wiznet W5500, and MCP3002 ADC.
☆17Updated 9 years ago
Alternatives and similar repositories for concurrent-data-capture
Users that are interested in concurrent-data-capture are comparing it to the libraries listed below
Sorting:
- ZYNQ-IPMC Hardware☆17Updated 3 years ago
- An open source FPGA design for DSLogic☆169Updated 11 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆94Updated 2 weeks ago
- AD7606 driver verilog☆45Updated 6 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆79Updated 5 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆128Updated 4 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- USB Type-C Power Delivery FPGA☆27Updated 3 years ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Updated 4 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆34Updated 2 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- STM32F407 + Spartan6 combo with high speed USB TMC interface☆30Updated 5 years ago
- 5MHz to 2.1GHz RF Synthesizer with modulation capability☆57Updated 3 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆26Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆58Updated 4 years ago
- FPGA based 30ps RMS TDCs☆91Updated 7 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆71Updated 3 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆32Updated 5 years ago
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆29Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆61Updated 11 months ago
- ☆40Updated 5 years ago
- fpga jtag hardware☆27Updated 2 years ago
- This is xc7z020clg400 FPGA hardware core board design☆73Updated 2 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆92Updated 2 years ago
- I2C Slave Interface (Vhdl)☆25Updated 3 years ago
- ☆79Updated 6 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆114Updated last year
- 8051 core☆112Updated 11 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago