Alternatives and similar repositories for chipformer

Users that are interested in chipformer are comparing it to the libraries listed below

• laiyao1 / MaskPlace
  ☆67Updated 2 years ago
• Thinklab-SJTU / EDA-AI
  Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.
  ☆283Updated 3 weeks ago
• MIRALab-USTC / AI4EDA-EfficientPlace
  This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".
  ☆34Updated last year
• Thinklab-SJTU / awesome-ai4eda
  Awesome Artificial Intelligence for Electronic Design Automation Papers.
  ☆189Updated last year
• sorarain / RoutePlacer
  ☆17Updated last year
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆46Updated 2 months ago
• lamda-bbo / WireMask-BBO
  Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"
  ☆29Updated 6 months ago
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆59Updated 3 years ago
• krzhu / abc_py
  Simple Python interface for ABC
  ☆26Updated 2 years ago
• CMACH508 / DeepTH
  ☆17Updated last year
• PKU-IDEA / MacroRank
  Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
  ☆17Updated 2 years ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 5 years ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆84Updated last year
• ai4eda / awesome-AI4EDA
  This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…
  ☆174Updated 6 months ago
• lamda-bbo / macro-regulator
  Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".
  ☆20Updated 4 months ago
• baloneymath / AncstrGNN
  ☆18Updated 4 years ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆31Updated 2 years ago
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆70Updated 5 months ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆59Updated 6 months ago
• PKUterran / NetlistGNN
  ☆45Updated 2 years ago
• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆73Updated 2 years ago
• ABKGroup / PlacementEssentialReadings
  ☆58Updated 4 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆141Updated 4 months ago
• TILOS-AI-Institute / MacroPlacement
  Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
  ☆290Updated 2 months ago
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆148Updated 5 months ago
• CODA-Team / AncstrGNN_benchmark
  Analog IC symmetry extraction benchmark of AncstrGNN
  ☆10Updated last year
• dekura / LLANA
  LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
  ☆28Updated last year
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆25Updated 3 years ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆115Updated 2 years ago
• zshi0616 / DeepGate2
  ☆31Updated 2 years ago