laiyao1 / chipformer
The release for ICML 2023 paper
☆46Updated 9 months ago
Alternatives and similar repositories for chipformer:
Users that are interested in chipformer are comparing it to the libraries listed below
- ☆63Updated last year
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆20Updated 4 months ago
- ☆12Updated 9 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆228Updated 4 months ago
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆12Updated 2 weeks ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆20Updated last year
- ☆14Updated 10 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆28Updated last week
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆166Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Simple Python interface for ABC☆23Updated last year
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆10Updated 6 months ago
- ☆42Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆70Updated 7 months ago
- ☆15Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆45Updated 3 weeks ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 5 months ago
- Artificial Netlist Generator☆37Updated last year
- ☆29Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆29Updated last month
- ☆53Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- ☆28Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- Analog Placement Quality Prediction☆20Updated 2 years ago
- ☆50Updated 2 weeks ago
- just checking☆15Updated 2 years ago