kylelaker / riscv.vim
RISC-V Assembly Syntax Highlighting for Vim
☆32Updated last year
Related projects: ⓘ
- ☆97Updated 3 months ago
- A SystemVerilog Language Server☆128Updated last month
- RISC-V Online Help☆33Updated 8 months ago
- SystemVerilog grammar for tree-sitter☆91Updated last month
- Repurposing existing HDL tools to help writing better code☆192Updated 3 months ago
- Vim filetype support for LLVM (including official files)☆52Updated last year
- Vim extension for C++ Insights.☆18Updated last week
- Language server based on ghdl☆90Updated 8 months ago
- The code for the RISC-V from scratch blog post series.☆82Updated 4 years ago
- ☆150Updated 6 months ago
- A simple digital waveform viewer with vi-like key bindings.☆130Updated last year
- ☆27Updated 5 months ago
- VHDL grammar for tree-sitter☆29Updated 8 months ago
- Tree sitter parser for LLVM☆17Updated last year
- RISC-V IOMMU Specification☆84Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆142Updated last week
- ☆16Updated 3 weeks ago
- ☆21Updated 2 months ago
- ☆39Updated 2 years ago
- ☆34Updated 3 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆60Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆126Updated last month
- RISC-V Architecture Profiles☆104Updated 2 weeks ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆25Updated 3 weeks ago
- A libgloss replacement for RISC-V that supports HTIF☆23Updated 4 months ago
- Working Draft of the RISC-V J Extension Specification☆161Updated this week
- Bare Metal Compatibility Library for the Freedom Platform☆154Updated 9 months ago
- Rust RISC-V Virtual Machine☆84Updated last year
- GDB server to debug CPU simulation waveform traces☆40Updated 2 years ago
- Terminal debugger for vim☆24Updated last month