Awesome List of my own!
☆112Sep 23, 2025Updated 8 months ago
Alternatives and similar repositories for awesome-stars
Users that are interested in awesome-stars are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU micro benchmarks☆81May 31, 2026Updated last week
- 基于龙芯FPGA开发板的计算机综合系统实验☆26Dec 16, 2018Updated 7 years ago
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated last month
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ucore+ repository for OS laboratory 2015☆11Jun 1, 2018Updated 8 years ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- A naive verilog/systemverilog formatter☆21Apr 2, 2026Updated 2 months ago
- Gem5 with PCI Express integrated.☆24Sep 29, 2018Updated 7 years ago
- The official repository for the gem5 computer-system architecture simulator.☆14May 12, 2026Updated 3 weeks ago
- Computer System Project for Loongson FPGA Board in 2017☆54Jun 3, 2018Updated 8 years ago
- The cold linker☆73May 7, 2026Updated last month
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 3 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 7 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated 2 years ago
- Lab for Network Principles since 2019-2020 fall☆176Sep 22, 2025Updated 8 months ago
- embr's toy for playing with smartcards☆13Jul 31, 2024Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated last month
- THU compiler principle course homework, written in rust. (this is not the pa framework)☆13Dec 24, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Naïve MIPS32 SoC implementation☆117Jun 23, 2020Updated 5 years ago
- Documentation for Router Lab☆73May 20, 2026Updated 2 weeks ago
- A collection of my undergraduate projects☆92Jul 2, 2024Updated last year
- ☆23Apr 24, 2026Updated last month
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆38Jun 18, 2025Updated 11 months ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 6 months ago
- GNU libiconv with UTF-8-MAC support and fixes (Port from Apple's GNU libiconv)☆18Feb 25, 2025Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Personal vim config☆14Apr 30, 2026Updated last month
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Jan 26, 2024Updated 2 years ago
- Small powershell scriptlets and/or examples.☆20Apr 1, 2025Updated last year
- The labs of Raft consensus algorithm based on MadSim.☆132Feb 19, 2025Updated last year
- Virtual machine with a custom instruction set in C☆16Jul 17, 2018Updated 7 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated 2 months ago
- Reduced on-disk Suffix Array☆22Oct 9, 2013Updated 12 years ago