Awesome List of my own!
☆111Sep 23, 2025Updated 6 months ago
Alternatives and similar repositories for awesome-stars
Users that are interested in awesome-stars are comparing it to the libraries listed below
Sorting:
- CPU micro benchmarks☆76Feb 11, 2026Updated last month
- 基于龙芯FPGA开发板的计算机综合系统实验☆26Dec 16, 2018Updated 7 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 6 months ago
- ucore+ repository for OS laboratory 2015☆11Jun 1, 2018Updated 7 years ago
- The official repository for the gem5 computer-system architecture simulator.☆14May 16, 2025Updated 10 months ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 2 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Frontend of software mirrors☆16Feb 5, 2026Updated last month
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 6 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆38Jan 26, 2022Updated 4 years ago
- Generate graphviz dot files from InfiniBand topology dumps.☆16Feb 11, 2024Updated 2 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Lab for Network Principles since 2019-2020 fall☆174Sep 22, 2025Updated 6 months ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Mar 17, 2024Updated 2 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated 11 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Mar 14, 2026Updated last week
- Naïve MIPS32 SoC implementation☆117Jun 23, 2020Updated 5 years ago
- Documentation for Router Lab☆70Nov 19, 2025Updated 4 months ago
- ☆20May 13, 2025Updated 10 months ago
- Fully structured note-taking system, powered by Sphinx☆29Mar 11, 2026Updated last week
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆37Jun 18, 2025Updated 9 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- A Rust style C++ library.☆19Sep 3, 2022Updated 3 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 3 months ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- GNU libiconv with UTF-8-MAC support and fixes (Port from Apple's GNU libiconv)☆17Feb 25, 2025Updated last year
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- scala template engine and simple expression evaluator☆11Feb 11, 2024Updated 2 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Jan 26, 2024Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Zero-Config Single-Node Workload Manager☆17Jan 5, 2021Updated 5 years ago
- Note repository for studying Peripheral Component Interconnect Express (PCIe) and Compute Express Link (CXL).☆15Feb 17, 2025Updated last year
- D^3CTF 2022 d3bpf, d3bpf-v2 attachment, exp and official writeup☆12Mar 8, 2022Updated 4 years ago