Awesome List of my own!
☆112Sep 23, 2025Updated 6 months ago
Alternatives and similar repositories for awesome-stars
Users that are interested in awesome-stars are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU micro benchmarks☆79Feb 11, 2026Updated 2 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 months ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- A naive verilog/systemverilog formatter☆21Apr 2, 2026Updated last week
- The official repository for the gem5 computer-system architecture simulator.☆14May 16, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The cold linker☆72Dec 31, 2025Updated 3 months ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Frontend of software mirrors☆16Feb 5, 2026Updated 2 months ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated 2 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Lab for Network Principles since 2019-2020 fall☆175Sep 22, 2025Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆53Mar 17, 2024Updated 2 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- THU compiler principle course homework, written in rust. (this is not the pa framework)☆13Dec 24, 2018Updated 7 years ago
- Naïve MIPS32 SoC implementation☆117Jun 23, 2020Updated 5 years ago
- Documentation for Router Lab☆71Nov 19, 2025Updated 4 months ago
- ☆22May 13, 2025Updated 10 months ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆37Jun 18, 2025Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- configure DNS/proxy for one process execution on Linux 📡☆28Mar 28, 2025Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- A Rust style C++ library.☆19Sep 3, 2022Updated 3 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 4 months ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- GNU libiconv with UTF-8-MAC support and fixes (Port from Apple's GNU libiconv)☆17Feb 25, 2025Updated last year
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- The labs of Raft consensus algorithm based on MadSim.☆128Feb 19, 2025Updated last year
- Virtual machine with a custom instruction set in C☆16Jul 17, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Note repository for studying Peripheral Component Interconnect Express (PCIe) and Compute Express Link (CXL).☆15Feb 17, 2025Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Apr 7, 2025Updated last year
- A graphical and educational processor simulator based on the RISC-V instruction set architecture☆11Apr 28, 2024Updated last year
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- ☆12Oct 16, 2021Updated 4 years ago
- Self-contained jar to lookup timezone by lat+lon☆25Dec 21, 2018Updated 7 years ago
- ☆14Mar 8, 2023Updated 3 years ago