gafert / ApateLinks
A graphical and educational processor simulator based on the RISC-V instruction set architecture
☆11Updated last year
Alternatives and similar repositories for Apate
Users that are interested in Apate are comparing it to the libraries listed below
Sorting:
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- FPGA examples on Google Colab☆28Updated 5 months ago
- A few minimal bare-metal "hello, world" programs to help learn about the GD32VF103 RISC-V microcontroller without relying on a particular…☆28Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Pipelined DCPU-16 Verilog Implementation☆42Updated 13 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Updated 7 years ago
- MR1 formally verified RISC-V CPU☆56Updated 7 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Updated last year
- Implementation of RV32I in Logisim-evolution.☆26Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated 2 years ago
- ☆43Updated 4 years ago
- Phaser AWG DSP design☆11Updated 9 months ago
- Nitro USB FPGA core☆86Updated last year
- AGM bitstream utilities and decoded files from Supra☆48Updated 6 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆45Updated last year
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆53Updated 5 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Graded exercises for nMigen (WIP)☆55Updated 5 years ago
- ☆63Updated 7 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- ☆44Updated 10 months ago
- open-source logic analyzer for FPGAs☆101Updated 7 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17Updated 9 months ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 6 years ago