An innovative Verilog-A compiler - reloaded
☆51Oct 6, 2026Updated this week
Alternatives and similar repositories for OpenVAF
Users that are interested in OpenVAF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenVAF revived by community☆37Aug 25, 2026Updated last month
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆28Updated this week
- Verilog-A simulation models☆119Sep 19, 2026Updated 2 weeks ago
- An innovative Verilog-A compiler☆199Aug 20, 2024Updated 2 years ago
- ☆21Apr 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- Parasitic Extraction for KLayout☆47Updated this week
- ☆27Dec 4, 2025Updated 10 months ago
- Open-source PDK version manager☆67Updated this week
- ☆40Sep 10, 2026Updated 3 weeks ago
- The Berkeley Model and Algorithm Prototyping Platform☆25Dec 15, 2024Updated last year
- Online viewer of Xschem schematic files☆35Dec 14, 2025Updated 9 months ago
- A simple MOSFET model for analog/RF IC design and simulation☆55Updated this week
- Interchange formats for chip design.☆40Feb 15, 2026Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Custom IC Design Platform☆124Updated this week
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- Python port of xsection script for KLayout☆19Oct 1, 2026Updated last week
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 9 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆499Updated this week
- The Xyce™ Parallel Electronic Simulator☆181Updated this week
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆32Jan 14, 2026Updated 8 months ago
- Hardware Description Library☆96Feb 17, 2026Updated 7 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆843Updated this week
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆74Sep 29, 2026Updated last week
- Reads a Cadence techfile into KLayout and produces layer properties from it☆33Oct 22, 2023Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 2 weeks ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆72Updated this week
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 4 months ago
- Verilog-A model library for photonic devices and components used in electronics-photonics co-simulation☆23Feb 10, 2026Updated 7 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated 2 weeks ago