An innovative Verilog-A compiler - reloaded
☆49Aug 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for OpenVAF
Users that are interested in OpenVAF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenVAF revived by community☆36Aug 25, 2026Updated 3 weeks ago
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆26Sep 5, 2026Updated 2 weeks ago
- Verilog-A simulation models☆118Updated this week
- An innovative Verilog-A compiler☆197Aug 20, 2024Updated 2 years ago
- ☆21Apr 19, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- Parasitic Extraction for KLayout☆47Updated this week
- ☆27Dec 4, 2025Updated 9 months ago
- Open-source PDK version manager☆65Updated this week
- ☆39Sep 10, 2026Updated last week
- The Berkeley Model and Algorithm Prototyping Platform☆25Dec 15, 2024Updated last year
- Online viewer of Xschem schematic files☆35Dec 14, 2025Updated 9 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆55May 28, 2026Updated 3 months ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Custom IC Design Platform☆123Updated this week
- repository for a bandgap voltage reference in SKY130 technology☆45Jan 20, 2023Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- Python port of xsection script for KLayout☆19Updated this week
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 9 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆26Aug 12, 2026Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆493Updated this week
- The Xyce™ Parallel Electronic Simulator☆174Aug 10, 2026Updated last month
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 8 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆31Jan 14, 2026Updated 8 months ago
- Hardware Description Library☆96Feb 17, 2026Updated 7 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆827Updated this week
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆73Updated this week
- Reads a Cadence techfile into KLayout and produces layer properties from it☆32Oct 22, 2023Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated 3 weeks ago
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Sep 9, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 5 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆22Apr 20, 2026Updated 4 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆68Updated this week
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- Verilog-A model library for photonic devices and components used in electronics-photonics co-simulation☆24Feb 10, 2026Updated 7 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆67Sep 9, 2026Updated last week