Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.
☆12Aug 17, 2026Updated 2 months ago
Alternatives and similar repositories for tamara
Users that are interested in tamara are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 2 weeks ago
- ☆16Jun 30, 2025Updated last year
- ☆12Dec 20, 2023Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- RTLMeter benchmark suite☆34Updated this week
- A Risc-V SoC for Tiny Tapeout☆61Jul 12, 2026Updated 3 months ago
- A Custom STM32 board that runs on a battery with MCP73831 and is easily programmable with USB thanks to the CP2102 USB-to-UART chip.☆13Dec 21, 2023Updated 2 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- ☆17Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Higher level programming in C☆11May 10, 2014Updated 12 years ago
- Library of FPGA architectures☆33Sep 28, 2026Updated 3 weeks ago
- A simple BLIF (berkeley logic interchange format) parser☆11Dec 11, 2023Updated 2 years ago
- Hardware transactions library for Amaranth☆32Updated this week
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- TinyBasic interpreted by custom microcoded CPU☆13May 31, 2026Updated 4 months ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆27Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Accelerator for LLM Based on Chisel3☆15Jul 16, 2026Updated 3 months ago
- ☆13Aug 17, 2026Updated 2 months ago
- 👾 Complete Quartus Project for FPGA-based-3D-renderer☆19Jul 13, 2021Updated 5 years ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- Modelsim QEMU Unicorn integration via the FLI☆15Oct 19, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆252Oct 18, 2026Updated last week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated last month
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆16Mar 29, 2026Updated 6 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- ☆33Jan 7, 2025Updated last year
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 2 weeks ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- ☆13Apr 29, 2025Updated last year
- ☆12Feb 22, 2024Updated 2 years ago