Cornell-RelaxML / Hyperdimensional-ComputingLinks
Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"
☆19Updated last year
Alternatives and similar repositories for Hyperdimensional-Computing
Users that are interested in Hyperdimensional-Computing are comparing it to the libraries listed below
Sorting:
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆29Updated 4 months ago
- Torch2Chip (MLSys, 2024)☆51Updated 2 months ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- ☆33Updated last year
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆14Updated last month
- ☆57Updated last month
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆11Updated 7 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆13Updated 4 months ago
- Implementation of "NITI: Training Integer Neural Networks Using Integer-only Arithmetic" on arxiv☆83Updated 2 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆11Updated 3 months ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆13Updated last year
- ☆34Updated 4 years ago
- [HPCA24] Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator☆28Updated 4 months ago
- The official implementation of the DAC 2024 paper GQA-LUT☆18Updated 5 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆11Updated 2 months ago
- ☆8Updated 2 months ago
- ☆26Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆21Updated 2 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆93Updated 9 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆22Updated last year
- Artifact evaluation for HPCA'24 paper Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accele…☆10Updated last year
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ☆8Updated 8 months ago
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆26Updated 11 months ago