hydrausb3 / hydrausb3_hwLinks
HydraUSB3 V1 is an open source developer kit for the WCH CH569 MCU to experiment with streaming / high-speed protocols(USB2 HS, USB3 SS, HSPI, SerDes...)
☆38Updated last year
Alternatives and similar repositories for hydrausb3_hw
Users that are interested in hydrausb3_hw are comparing it to the libraries listed below
Sorting:
- Open Source Logic Analyzers and data Syphons☆83Updated 3 years ago
- HydraUSB3 (WCH CH569) open source test firmware / examples / libraries to experiment with streaming / high-speed protocols (USB2 HS, USB3…☆84Updated 2 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆17Updated last year
- RP2040 MCU based PMOD☆20Updated 10 months ago
- SDK sch&layout reference design and datasheet documention☆64Updated last year
- Firmware for Raspberry Pico to work as JTAG debugger using OpenOCD☆62Updated 7 months ago
- Farpatch debugger software layer, backed by Black Magic☆54Updated 3 weeks ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- Blob-free logic analyzer firmware for FX3☆83Updated 2 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- This Repo has Files related to reverse engineering of IBM 98Y2610 Intel Cyclone IV☆69Updated 10 months ago
- KiCad PCB project of Logic Analyzer☆43Updated 4 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆32Updated 3 years ago
- Notes for Colorlight-5A-75B.☆48Updated 11 months ago
- SCPI commands tools☆36Updated 6 years ago
- microcontroller-based FPGA / JTAG programmer☆81Updated 10 months ago
- Open-source thermal camera project☆58Updated 3 years ago
- Bus Pirate Hardware and accessories for v5 and higher☆80Updated 3 months ago
- ☆25Updated 5 years ago
- Python JTAG Boundary Scan tool☆85Updated last year
- Doom for the Rigol MSO5000-series oscilloscope☆43Updated 6 years ago
- Gateware for USB2Sniffer☆30Updated 4 years ago
- Digital Test board for an Open Source FPGA Oscilloscope☆19Updated 5 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- KiCad bus length matching script.☆30Updated last year
- 2GHz single-ended active probe design☆141Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 10 months ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆154Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆27Updated 3 years ago
- EMC near-field probe designs☆33Updated 4 years ago