mgaitan / pymips
A pipelined MIPS processor implemented in Python
☆23Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for pymips
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Open source EDA chip design flow☆46Updated 7 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 7 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆11Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆19Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆48Updated 10 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago
- Library of open source Process Design Kits (PDKs)☆28Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- Cross EDA Abstraction and Automation☆35Updated last week
- SoCRocket - Core Repository☆33Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 6 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- Original RISC-V 1.0 implementation. Not supported.☆40Updated 6 years ago
- Benchmarks for Yosys development☆22Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆16Updated last week
- Extensible FPGA control platform☆54Updated last year
- A home for Genesis2 sources.☆38Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆32Updated 10 years ago
- ☆39Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago