revaldinho / opc
One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
☆80Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for opc
- eForth for the j1 simulator and actual J1 FPGAs☆32Updated 9 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆27Updated 5 years ago
- ☆50Updated 7 years ago
- The J1 CPU☆163Updated 4 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆120Updated 2 months ago
- TV80 Z80-compatible microprocessor☆47Updated 4 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Updated last year
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆28Updated 8 years ago
- PDP-11/70 CPU core and SoC☆119Updated 5 months ago
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆70Updated last month
- Stack CPU Work In Progress☆30Updated 10 months ago
- Forth for RISC-V SBCs☆28Updated this week
- Z80 CPU for OpenFPGAs, with Icestudio☆75Updated 5 months ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆32Updated 6 years ago
- A very simple RISC-V ISA emulator.☆35Updated 3 years ago
- ☆73Updated 3 weeks ago
- Version 2 of my Crazy Small CPU☆67Updated 5 years ago
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆64Updated last year
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 2 years ago
- A reimplementation of a tiny stack CPU☆80Updated 11 months ago
- 32-bit RISC-V Forth for microcontrollers☆69Updated 3 weeks ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated this week
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆52Updated 8 years ago
- Experimental Forth cross compiler for tiny devices☆62Updated 3 years ago
- A self-hosting Forth for J1-style CPUs☆26Updated last year
- ☆95Updated 3 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Verilog sources for simple 6502 computer.☆23Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago