revaldinho / opcLinks
One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
☆83Updated last year
Alternatives and similar repositories for opc
Users that are interested in opc are comparing it to the libraries listed below
Sorting:
- eForth for the j1 simulator and actual J1 FPGAs☆38Updated 10 years ago
- The J1 CPU☆173Updated 5 years ago
- Version 2 of my Crazy Small CPU☆76Updated 7 years ago
- ☆54Updated 8 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 9 years ago
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆76Updated last year
- Forth for RISC-V SBCs☆33Updated 6 months ago
- A very simple RISC-V ISA emulator.☆39Updated 5 years ago
- Bare-metal Forth implementation for RISC-V☆59Updated last year
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆23Updated 7 years ago
- Moxie-compatible core repository☆47Updated 5 months ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated 2 years ago
- A crazy small 8-bit CPU built with only seventeen 7400-series chips.☆110Updated 5 years ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆231Updated 11 months ago
- Efficient implementations of the transcendental functions☆28Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆149Updated 4 months ago
- PDP-11/70 CPU core and SoC☆143Updated last year
- 32-bit RISC-V Forth for microcontrollers☆89Updated 11 months ago
- Swapforth is a cross-platform ANS Forth☆297Updated 2 years ago
- Forth for the J1-CPU☆18Updated 8 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 4 months ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆36Updated 7 years ago
- Building a RISC-V processor out of LSI logic☆93Updated 4 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆135Updated last year
- TV80 Z80-compatible microprocessor☆54Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- A self-hosting Forth for J1-style CPUs☆27Updated 2 years ago