Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP spec and register table, with a UVM-sequence flow for DV and a tb_api:: task BFM for DE.
☆27Jul 14, 2026Updated 3 months ago
Alternatives and similar repositories for gen-tb-skill
Users that are interested in gen-tb-skill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆131Oct 13, 2026Updated 3 weeks ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆117Oct 21, 2026Updated 3 weeks ago
- skill for vivado☆15Mar 16, 2026Updated 7 months ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆37Sep 29, 2026Updated last month
- ☆63May 22, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A complete cocotb + VCS + Verdi + Vivado verification environment☆10Nov 25, 2025Updated 11 months ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 9 years ago
- ☆25Mar 19, 2026Updated 7 months ago
- Verilog Visualization: generate graph form verilog file and folder, support exporting to png, svg, html☆19Sep 30, 2026Updated last month
- A tool to import Zephyr code into Visual Studio Code in the context of a Zephyr application☆16Jan 31, 2023Updated 3 years ago
- Systemverilog DPI-C call Python function☆29Mar 11, 2021Updated 5 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆22Mar 12, 2024Updated 2 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- Syntacore first stage bootloader☆11Jan 19, 2026Updated 9 months ago
- some gnu radio demo for antsdr☆19Nov 25, 2021Updated 4 years ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated last month
- ☆15Oct 7, 2026Updated last month
- svlib from http://www.verilab.com/resources/svlib/☆27Jun 2, 2020Updated 6 years ago
- Course content for the University of Bristol Design Verification course.☆68Oct 1, 2026Updated last month
- This is the repository for the IEEE version of the book☆87Sep 29, 2020Updated 6 years ago
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆23Jul 12, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- ☆12Sep 1, 2021Updated 5 years ago
- YAMM package repository☆36Updated this week
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- UVM interactive debug library☆34Feb 28, 2026Updated 8 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- This repository defines a Claude Code skill for working with Verilog☆19Apr 21, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Jun 1, 2019Updated 7 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆26Dec 29, 2024Updated last year
- ⚡ Ultra-low-latency HFT platform: FPGA (14ns FIX), GPU TensorRT (<1ms ML), lock-free, DPDK. 350ns latency, 500K orders/sec. Production-re…☆17Nov 26, 2025Updated 11 months ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆52Mar 2, 2022Updated 4 years ago
- Proof-of-concept GenTL producer driver☆11Apr 4, 2017Updated 9 years ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆13Apr 3, 2025Updated last year
- ☆21Jan 13, 2026Updated 10 months ago
Are these results useful?