Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP spec and register table, with a UVM-sequence flow for DV and a tb_api:: task BFM for DE. | 基于 IP 规格书与寄存器表一键生成可运行的 UVM 验证环境,内建 APB / AHB-Lite / AXI4-Lite,其它单通道总线走 generic 回退,同时为 DV 提供 UVM 序列接口、为 DE 提供 tb_api::…
☆17Jul 14, 2026Updated this week
Alternatives and similar repositories for gen-tb-skill
Users that are interested in gen-tb-skill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆57May 22, 2026Updated last month
- ☆59Updated this week
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- Parse FSDB waveform files☆23Apr 13, 2026Updated 3 months ago
- Course content for the University of Bristol Design Verification course.☆64Oct 1, 2025Updated 9 months ago
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- Syntacore first stage bootloader☆11Jan 19, 2026Updated 5 months ago
- This repository defines a Claude Code skill for working with Verilog☆17Apr 21, 2026Updated 2 months ago
- UVM interactive debug library☆36Feb 28, 2026Updated 4 months ago
- ☆19Jul 1, 2026Updated last week
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆14Apr 3, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆29Mar 27, 2025Updated last year
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆52Mar 2, 2022Updated 4 years ago
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- Agent skills for veriloga☆24May 18, 2026Updated last month
- YosysHQ SVA AXI Properties☆53Feb 7, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆36Updated this week
- ☆17Jan 7, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PyBitmessage API frontend for Android using QT5 and python 3☆11Oct 3, 2018Updated 7 years ago
- ☆10Jan 9, 2017Updated 9 years ago
- ☆57Updated this week
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- ☆53Jan 9, 2026Updated 6 months ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆36Mar 23, 2024Updated 2 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆50Mar 3, 2024Updated 2 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- SOLID principles using modern C++☆10Dec 11, 2021Updated 4 years ago
- r2live相关论文、代码中文注释以及代码改动☆11Sep 24, 2021Updated 4 years ago
- AMBA AXI VIP☆467Jun 28, 2024Updated 2 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago