Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP spec and register table, with a UVM-sequence flow for DV and a tb_api:: task BFM for DE. | 基于 IP 规格书与寄存器表一键生成可运行的 UVM 验证环境,内建 APB / AHB-Lite / AXI4-Lite,其它单通道总线走 generic 回退,同时为 DV 提供 UVM 序列接口、为 DE 提供 tb_api::…
☆24Jul 14, 2026Updated last month
Alternatives and similar repositories for gen-tb-skill
Users that are interested in gen-tb-skill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆105Updated this week
- ☆62May 22, 2026Updated 3 months ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆97Updated this week
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- ☆24Mar 19, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- some gnu radio demo for antsdr☆18Nov 25, 2021Updated 4 years ago
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago
- Syntacore first stage bootloader☆11Jan 19, 2026Updated 7 months ago
- Course content for the University of Bristol Design Verification course.☆64Oct 1, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆22Jul 12, 2026Updated 2 months ago
- UVM interactive debug library☆36Feb 28, 2026Updated 6 months ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆33Jul 27, 2026Updated last month
- This repository defines a Claude Code skill for working with Verilog☆18Apr 21, 2026Updated 4 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆25Mar 25, 2025Updated last year
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆52Mar 2, 2022Updated 4 years ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆13Apr 3, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12Sep 1, 2021Updated 5 years ago
- Digital HDL Design Full-stack Agents☆202Sep 1, 2026Updated last week
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆26Dec 29, 2024Updated last year
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- ☆20Jan 13, 2026Updated 8 months ago
- Agent skills for veriloga☆33Jul 21, 2026Updated last month
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- YosysHQ SVA AXI Properties☆56Feb 7, 2023Updated 3 years ago
- PyBitmessage API frontend for Android using QT5 and python 3☆11Oct 3, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- PoV mod for HoneySelect 2.☆13May 10, 2021Updated 5 years ago
- ☆10Jan 9, 2017Updated 9 years ago
- ☆54Jan 9, 2026Updated 8 months ago
- ☆10Apr 8, 2021Updated 5 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆29Mar 27, 2025Updated last year
- generate UVM testbench using python☆28Mar 24, 2018Updated 8 years ago
- ☆17Jul 17, 2025Updated last year