Alternatives and similar repositories for origen_std_lib

Users that are interested in origen_std_lib are comparing it to the libraries listed below

• gitfoxi / antikc
  Semiconductor Tester Stuff -- Especially 93k, 93000 -- HP, Agilent, Verigy, Advantest
  ☆17Updated 12 years ago
• mark-marinas / pe_tools-vcdToPattern
  tool for converting vcd(value change dump) to ate pattern.
  ☆11Updated 9 years ago
• Semi-ATE / STIL
  Standard Tester Interface Library [IEEE1450]
  ☆27Updated 2 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆45Updated 6 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• olivier-le-sage / camera-filters
  Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.
  ☆30Updated 5 years ago
• lapauwThomas / Zynq_winUSB
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆26Updated 7 years ago
• Semi-ATE / Semi-ATE
  Semiconductor Automatic Test Equipment
  ☆54Updated 2 weeks ago
• andrewandrepowell / zybo_petalinux
  Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.
  ☆23Updated 9 years ago
• alexforencich / fpga-utils
  Various utilities for working with FPGAs
  ☆13Updated 9 years ago
• suisuisi / jtag
  fpga jtag hardware
  ☆25Updated 2 years ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆73Updated 3 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆56Updated 2 years ago
• DeamonYang / FPGA_SDR
  软件无线电，使用FPGA进行正交解调。
  ☆22Updated 6 years ago
• Kocha / systemverilog
  SystemVerilog Example Files
  ☆11Updated 12 years ago
• splAcharya / DigitalOscilloscope_Zynq7000Soc
  A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…
  ☆24Updated 5 years ago
• guyanqiu / STDF-Reader
  STDF is Standard Test Data Format for ATE(Automatic Test Equipment). A library for Read and Write STDF V4 File.
  ☆38Updated 5 years ago
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆45Updated 3 years ago
• eda-ricercatore / Lombardia-STIL
  A C++ -based STIL parser.
  ☆12Updated 4 years ago
• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆51Updated 6 years ago
• For-up / SEA-S7Guess
  SEA-S7_gesture recognition
  ☆17Updated 5 years ago
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆72Updated 3 years ago
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆28Updated 9 years ago
• www-asics-ws / usb2_dev
  USB 2.0 Device IP Core
  ☆69Updated 8 years ago
• stefanomattoccia / SmartCamera
  Smart camera with OV 7670 and Zynq
  ☆45Updated 3 years ago
• thodnev / gigevision-xilinx
  GigE Vision compatibe video streaming from MIPI-CSI camera with Zybo Z7-10 board
  ☆32Updated 5 years ago
• mvsoliveira / IBERTpy
  A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX
  ☆14Updated 4 years ago
• hellgate202 / csi2_rx
  MIPI CSI-2 RX
  ☆37Updated 3 years ago
• QuantumQuadrate / HamamatsuCameralink
  FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.
  ☆22Updated 9 years ago
• hdl-util / mipi-demo
  MIPI CSI-2 + MIPI CCS Demo
  ☆71Updated 4 years ago