Alternatives and similar repositories for origen_std_lib

Users that are interested in origen_std_lib are comparing it to the libraries listed below

• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆44Updated 6 years ago
• mark-marinas / pe_tools-vcdToPattern
  tool for converting vcd(value change dump) to ate pattern.
  ☆11Updated 9 years ago
• lapauwThomas / Zynq_winUSB
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆26Updated 7 years ago
• sgoadhouse / msox3000
  Control of HP/Agilent/Keysight MSO-X/DSO-X 3000A Oscilloscope through python via PyVisa
  ☆26Updated 4 years ago
• olivier-le-sage / camera-filters
  Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.
  ☆30Updated 5 years ago
• GOOD-Stuff / srio_test
  Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)
  ☆17Updated 7 years ago
• suisuisi / FPGATechnologyGroup
  FPGA Technology Exchange Group相关文件管理
  ☆49Updated last week
• alexforencich / fpga-utils
  Various utilities for working with FPGAs
  ☆14Updated 9 years ago
• gitfoxi / antikc
  Semiconductor Tester Stuff -- Especially 93k, 93000 -- HP, Agilent, Verigy, Advantest
  ☆15Updated 11 years ago
• WayneGong / pwm_motor_system
  基于FPGA的PWM电机控制
  ☆25Updated 5 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆72Updated 3 years ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆72Updated 3 years ago
• mvsoliveira / IBERTpy
  A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX
  ☆14Updated 4 years ago
• bmartini / zynq-xdma
  Linux Driver for the Zynq FPGA DMA engine
  ☆90Updated 10 years ago
• Semi-ATE / Semi-ATE
  Semiconductor Automatic Test Equipment
  ☆52Updated 2 weeks ago
• AdityaGovardhan / FPGA-SVPWM-implementation
  Hardware implementation of control algorithm for three phase voltage inverters. Implemented using Verilog and MATLAB. Tested with an impl…
  ☆22Updated 5 years ago
• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆49Updated 6 years ago
• Semi-ATE / STIL
  Standard Tester Interface Library [IEEE1450]
  ☆24Updated 2 years ago
• txzing / modbus_crc_verilog
  FPGA纯逻辑实现modbus通信
  ☆20Updated 3 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆86Updated 7 years ago
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆118Updated 5 years ago
• Xilinx / Embedded-Design-Tutorials
  ☆144Updated last week
• CoreyChen922 / sata3_host_controller
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆72Updated last year
• lijinlong21549 / AD5686R-Module
  包含AD5686R的电路原理图、PCB，以及对AD5684、AD5685、AD5686兼容的驱动程序
  ☆19Updated 4 years ago
• Xilinx / IIoT-EDDP
  The repository contains the design database and documentation for Electric Drives Demonstration Platform
  ☆98Updated 2 years ago
• harout / concurrent-data-capture
  Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6…
  ☆17Updated 8 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆54Updated 2 years ago
• alinxalinx / AXU9EG_AXU15EG
  ☆10Updated 2 years ago
• C-Aniruddh / 8bit_sar_adc
  Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC
  ☆26Updated 7 years ago