Alternatives and similar repositories for origen_std_lib:

Users that are interested in origen_std_lib are comparing it to the libraries listed below

• Hamid-R-Tanhaei / ZYNQ_ADC_DMA_LWIP
  Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP
  ☆42Updated 3 years ago
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆67Updated 2 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆37Updated 5 years ago
• suisuisi / jtag
  fpga jtag hardware
  ☆21Updated last year
• uwcms / ZYNQ-IPMC-HW
  ZYNQ-IPMC Hardware
  ☆17Updated 2 years ago
• ptracton / UART_ECHO
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13Updated 9 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆46Updated 8 years ago
• suisuisi / FPGATechnologyGroup
  FPGA Technology Exchange Group相关文件管理
  ☆43Updated last year
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆49Updated 2 years ago
• fkueihcihc / ATE-93K-Testmethod-Lib
  ☆16Updated 2 years ago
• SokolovRV / ModbusRTU
  Modbus block on FPGA
  ☆11Updated 4 years ago
• suisuisi / FPGAandPeripheralInterface
  Peripheral Interface of FPGA
  ☆34Updated 3 years ago
• txzing / modbus_crc_verilog
  FPGA纯逻辑实现modbus通信
  ☆17Updated 2 years ago
• mark-marinas / pe_tools-vcdToPattern
  tool for converting vcd(value change dump) to ate pattern.
  ☆11Updated 9 years ago
• lapauwThomas / Zynq_winUSB
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆24Updated 6 years ago
• hsp86 / logic_analysis
  本工程用FPGA和python实现一个简单的8路输入逻辑分析仪
  ☆16Updated 7 years ago
• xiaotianbc / FPGA_XDMA_Demo
  a simple FPGA xdma demo based Memblaze
  ☆14Updated last year
• tom66 / scopeapp
  ☆26Updated 4 years ago
• splAcharya / DigitalOscilloscope_Zynq7000Soc
  A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…
  ☆19Updated 4 years ago
• olivier-le-sage / camera-filters
  Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.
  ☆30Updated 4 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆82Updated 6 years ago
• tomzbj / fpm_skills
  Allegro footprints, written in fpm skill.
  ☆12Updated 8 years ago
• Xilinx / Embedded-Design-Tutorials
  ☆121Updated last month
• XiangYyang / SOGI-PLL
  Single-Phase PLL / Second-Order Generalized Integrators Phase Lock Loop
  ☆12Updated last year
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆106Updated 5 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 6 years ago
• csus-senior-design / i2c
  I2C Master and Slave
  ☆32Updated 9 years ago
• analogdevicesinc / ad936x-filter-wizard
  MATLAB-based FIR filter design
  ☆52Updated 5 months ago
• Hoi-Jeon / Verilog-for-Mic-in-Matrix-Creator
  Explanation of FPGA code for 8 PDM microphones in Matrix Creator
  ☆11Updated 4 years ago
• haodongnj / PLL
  Phase locked loop algorithm implemented for grid synchronization.
  ☆21Updated 2 years ago