Alternatives and similar repositories for origen_std_lib

Users that are interested in origen_std_lib are comparing it to the libraries listed below

• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• mark-marinas / pe_tools-vcdToPattern
  tool for converting vcd(value change dump) to ate pattern.
  ☆11Updated 10 years ago
• olivier-le-sage / camera-filters
  Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.
  ☆32Updated 5 years ago
• andrewandrepowell / zybo_petalinux
  Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.
  ☆23Updated 9 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆62Updated 3 years ago
• xycfwrj / zynq_axi_ddr_barebone
  minimal code to access ps DDR from PL
  ☆22Updated 6 years ago
• RuiMachado39 / TDC
  Verilog implementation of a tapped delay line TDC
  ☆46Updated 7 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆45Updated 6 years ago
• ptracton / UART_ECHO
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13Updated 10 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 7 years ago
• thodnev / gigevision-xilinx
  GigE Vision compatibe video streaming from MIPI-CSI camera with Zybo Z7-10 board
  ☆33Updated 5 years ago
• txzing / modbus_crc_verilog
  FPGA纯逻辑实现modbus通信
  ☆22Updated 3 years ago
• QuantumQuadrate / HamamatsuCameralink
  FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.
  ☆22Updated 10 years ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆85Updated 4 years ago
• suisuisi / jtag
  fpga jtag hardware
  ☆27Updated 2 years ago
• circuitvalley / USB3_MIPI_CSI2_RX_V2_Crosslink_NX
  MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…
  ☆61Updated 11 months ago
• lapauwThomas / Zynq_winUSB
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆26Updated 7 years ago
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆73Updated 3 years ago
• suisuisi / FPGAandPeripheralInterface
  Peripheral Interface of FPGA
  ☆42Updated 4 years ago
• GOOD-Stuff / srio_test
  Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)
  ☆18Updated 8 years ago
• mvsoliveira / IBERTpy
  A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX
  ☆15Updated 4 years ago
• alexforencich / fpga-utils
  Various utilities for working with FPGAs
  ☆13Updated 9 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆91Updated 7 years ago
• hellgate202 / csi2_rx
  MIPI CSI-2 RX
  ☆37Updated 4 years ago
• bxinquan / zynqmp_cam_isp_demo_linux
  zynqmp_cam_isp_demo linux软件项目
  ☆21Updated 3 years ago
• Hamid-R-Tanhaei / ZYNQ_ADC_DMA_LWIP
  Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP
  ☆59Updated 4 years ago
• VideoGPU / MIPI_CSI2_TX
  VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes
  ☆76Updated 2 years ago
• www-asics-ws / usb2_dev
  USB 2.0 Device IP Core
  ☆74Updated 8 years ago
• SokolovRV / ModbusRTU
  Modbus block on FPGA
  ☆14Updated 5 years ago
• CoreyChen922 / sata3_host_controller
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆76Updated last year