Alternatives and similar repositories for STIL

Users that are interested in STIL are comparing it to the libraries listed below

• gonsp / STIL_Interpreter
  Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.
  ☆13Updated 7 years ago
• eda-ricercatore / Lombardia-STIL
  A C++ -based STIL parser.
  ☆10Updated 4 years ago
• guyanqiu / STDF-Reader
  STDF is Standard Test Data Format for ATE(Automatic Test Equipment). A library for Read and Write STDF V4 File.
  ☆37Updated 5 years ago
• Semi-ATE / STDF
  STDF Library
  ☆52Updated 6 months ago
• Semi-ATE / Semi-ATE
  Semiconductor Automatic Test Equipment
  ☆49Updated this week
• fkueihcihc / ATE-93K-Testmethod-Lib
  ☆17Updated 3 years ago
• showjim / STDFReader
  create to support AP team to analyse STDF datalog.
  ☆33Updated 5 months ago
• mark-marinas / pe_tools-vcdToPattern
  tool for converting vcd(value change dump) to ate pattern.
  ☆11Updated 9 years ago
• noonchen / STDF-Viewer
  A free GUI tool to visualize STDF (semiconductor Standard Test Data Format) data files.
  ☆166Updated last year
• cmars / pystdf
  Python module for working with STDF files
  ☆167Updated 2 months ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆66Updated 6 months ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆35Updated 2 years ago
• gitfoxi / antikc
  Semiconductor Tester Stuff -- Especially 93k, 93000 -- HP, Agilent, Verigy, Advantest
  ☆15Updated 11 years ago
• Origen-SDK / origen_std_lib
  A standard test method library for the Advantest V93000 (and hopefully others in future)
  ☆14Updated 2 years ago
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆97Updated 3 years ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆120Updated 7 months ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆60Updated 2 weeks ago
• edaa-org / IPXACT-Schema
  This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.
  ☆18Updated last month
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆38Updated 3 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆64Updated 3 weeks ago
• edaa-org / pyEDAA.IPXACT
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆26Updated last week
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated last month
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆40Updated last year
• Mario-Hero / Async-Karin
  Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…
  ☆30Updated 4 years ago
• x-epic / EpicSim
  EpicSim Project
  ☆70Updated 4 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆119Updated 2 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago