A lightweight Controller Area Network (CAN) controller in VHDL
☆32Oct 30, 2024Updated last year
Alternatives and similar repositories for can-lite-vhdl
Users that are interested in can-lite-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 12 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated 2 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 14 years ago
- CAN 2.0B Controller in VHDL and Verilog☆12Nov 22, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆16Oct 4, 2026Updated 2 weeks ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆15Jan 8, 2023Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated 2 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆12Oct 10, 2026Updated last week
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- CAN Protocol Controller☆43Jul 17, 2014Updated 12 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Vaisala Radiosonde Telemetry Receiver☆16Jul 19, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 months ago
- ☆25May 3, 2020Updated 6 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆18Jul 16, 2025Updated last year
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 3 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- Tool for decoding mask programmed PLAs from die shots☆22Jun 16, 2020Updated 6 years ago
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Template PCB's for SYZYGY board designs☆30Aug 15, 2022Updated 4 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Updated this week
- ☆56Oct 30, 2021Updated 4 years ago
- MPlayer SVN mirror including my patches - ALWAYS REBASED (so pull --rebase --ff-only)☆28Jun 19, 2026Updated 3 months ago
- Website!☆11Aug 29, 2020Updated 6 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Steps to reproduce the build of PYNQ on ZedBoard☆14Nov 10, 2021Updated 4 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago
- ☆28Mar 17, 2026Updated 7 months ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Sep 24, 2026Updated 3 weeks ago
- Processing System Makefiles☆17Jul 8, 2026Updated 3 months ago