bggardner / can-lite-vhdl
A lightweight Controller Area Network (CAN) controller in VHDL
☆26Updated 5 months ago
Alternatives and similar repositories for can-lite-vhdl:
Users that are interested in can-lite-vhdl are comparing it to the libraries listed below
- DPLL for phase-locking to 1PPS signal☆31Updated 8 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Extensible FPGA control platform☆59Updated last year
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- An CAN bus Controller implemented in Verilog☆45Updated 9 years ago
- ☆41Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- Small footprint and configurable JESD204B core☆42Updated 3 months ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- Sending raw data from the Digilent Arty FPGA board☆23Updated 8 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 3 months ago
- CAN Protocol Controller☆38Updated 10 years ago
- Dockerized FPGA toolchain experiments☆28Updated last year
- ☆33Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- I2C Slave Interface (Vhdl)☆22Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 2 months ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆45Updated 2 months ago
- ☆45Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cycl…☆37Updated 3 years ago
- SpaceWire☆13Updated 10 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Example of how to get started with olofk/fusesoc.☆17Updated 3 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆81Updated last year
- PolarFire SoC Icicle Kit Libero reference design☆39Updated 3 weeks ago