bggardner / can-lite-vhdlView external linksLinks
A lightweight Controller Area Network (CAN) controller in VHDL
☆30Oct 30, 2024Updated last year
Alternatives and similar repositories for can-lite-vhdl
Users that are interested in can-lite-vhdl are comparing it to the libraries listed below
Sorting:
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 7 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆14Jan 8, 2023Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- Vaisala Radiosonde Telemetry Receiver☆16Jul 19, 2021Updated 4 years ago
- CAN Protocol Controller☆41Jul 17, 2014Updated 11 years ago
- An CAN bus Controller implemented in Verilog☆50May 28, 2015Updated 10 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- firmware evaluation reference corpus☆23Dec 5, 2022Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated last year
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 7 years ago
- Template PCB's for SYZYGY board designs☆28Aug 15, 2022Updated 3 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Using microcontrollers to create Bluetooth sensors for the science classroom☆12May 8, 2025Updated 9 months ago
- SLOSH-ML is a Matlab graphical user interface designed to analyze rocket propellant sloshing in space launch vehicles☆14Dec 30, 2025Updated last month
- Test the chess rust library provided by jordanbray/chess☆12Apr 8, 2025Updated 10 months ago
- Simulator of pic32 microcontroller, based on OVPsim☆16Jan 17, 2015Updated 11 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated 11 months ago
- ☆11Jun 27, 2024Updated last year
- Symphony — A decentralized multi-agent framework that enables intelligent agents to collaborate seamlessly across heterogeneous edge devi…☆30Oct 30, 2025Updated 3 months ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- ☆37Jan 11, 2021Updated 5 years ago
- an experimental SDR platform☆44Feb 8, 2023Updated 3 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Jan 31, 2023Updated 3 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- ☆20May 8, 2012Updated 13 years ago
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 6 years ago
- SQL preprocessor for LaTeX☆11Nov 2, 2025Updated 3 months ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- R7019R Spacecraft Subsystems. Thermal transient analysis of a satellite.☆12Apr 26, 2018Updated 7 years ago
- CySat-1 Software and Applications for Onboard Firmware and Ground Station☆12May 25, 2024Updated last year
- 🎮 Contains the code that can be used with Bossy controllers and derivatives 🎮☆10Mar 29, 2020Updated 5 years ago
- Explains how to setup a omnibus full gitlab-ce (git, registry, pages) with HTTPS and Let's Encrypt certificates☆10Jan 4, 2022Updated 4 years ago
- PC based on 65816☆16Jul 9, 2022Updated 3 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- IOT Meraki DevNet☆12Oct 30, 2020Updated 5 years ago
- Get Telemetry Data from YAMCS in OpenMCT☆10Sep 15, 2017Updated 8 years ago