bggardner / can-lite-vhdl
A lightweight Controller Area Network (CAN) controller in VHDL
☆25Updated 4 months ago
Alternatives and similar repositories for can-lite-vhdl:
Users that are interested in can-lite-vhdl are comparing it to the libraries listed below
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆104Updated 3 years ago
- CAN Protocol Controller☆38Updated 10 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆64Updated 4 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- An CAN bus Controller implemented in Verilog☆44Updated 9 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Nitro USB FPGA core☆84Updated 11 months ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆44Updated last month
- assorted library of utility cores for amaranth HDL☆86Updated 5 months ago
- An open-source HDL register code generator fast enough to run in real time.☆57Updated this week
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- Extensible FPGA control platform☆57Updated last year
- Demo projects for various Kintex FPGA boards☆50Updated 9 months ago
- sump3 logic analyzer☆19Updated 2 months ago
- ☆32Updated last year
- ☆45Updated 2 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆48Updated last year
- ☆40Updated last year
- SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cycl…☆36Updated 3 years ago
- I2C Slave Interface (Vhdl)☆22Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆30Updated 8 years ago
- VHDL Modules☆24Updated 9 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆35Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆60Updated 2 years ago