Generate verilog register file from systemRDL description
☆14Feb 9, 2024Updated 2 years ago
Alternatives and similar repositories for PeakRDL-verilog
Users that are interested in PeakRDL-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Dec 15, 2022Updated 3 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 6 months ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Python software to access the Koukaam NETIO-230A and NETIO-230B: power distribution units / controllable power outlets with Ethernet int…☆17Jul 2, 2015Updated 11 years ago
- ☆10May 27, 2026Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated 4 months ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Style Prototyping Utility for Mapnik☆14Apr 5, 2019Updated 7 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- ☆19Jul 9, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- datasheet generator☆31Sep 10, 2026Updated last month
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago
- ☆21Nov 5, 2024Updated last year
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Extract opening hours tags from a camera image☆11Apr 25, 2021Updated 5 years ago
- Fork of http://code.google.com/p/mapnik-utils/ using git-svn☆14Sep 8, 2010Updated 16 years ago
- 基于喷泉码的动态二维码数据传输 Dynamic QR Code Data Transmission Based on Fountain Codes☆16Aug 25, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Include in your web projects for dev-time auto reloading of web browser when any change is detected in content.☆15Aug 20, 2023Updated 3 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- An LSP server for ReStructuredText, as implemented by Sphinx (under development)☆15Jan 11, 2023Updated 3 years ago
- A static website with intersphinx entries rendered via tables☆18Sep 8, 2026Updated last month
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- mapcss-tools - one tool at the moment: a converter from Mapnik xml to MapCSS☆15Nov 17, 2014Updated 11 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- C++ Parser for the Carto stylesheet language☆15Oct 10, 2014Updated 12 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- A VCD parser object☆41Jul 17, 2013Updated 13 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 2 weeks ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- Reed-Solomon (RS) Encoder/Decoder + Channel Simulation☆19Mar 24, 2022Updated 4 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago