Generate verilog register file from systemRDL description
☆14Feb 9, 2024Updated 2 years ago
Alternatives and similar repositories for PeakRDL-verilog
Users that are interested in PeakRDL-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- ☆20Dec 15, 2022Updated 3 years ago
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- Collects official SARS-CoV-2 infection statistics published by the city of Dresden.☆19Apr 26, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Fork of https://github.com/OE4T/tegra-demo-distro with additions for my testing☆13Oct 28, 2025Updated last year
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- SVA examples and demonstration☆19Sep 8, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆53Jun 5, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- Python software to access the Koukaam NETIO-230A and NETIO-230B: power distribution units / controllable power outlets with Ethernet int…☆17Jul 2, 2015Updated 11 years ago
- ☆10May 27, 2026Updated 5 months ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 13 years ago
- An open-source microcontroller system based on RISC-V☆11May 8, 2026Updated 6 months ago
- ☆31Aug 19, 2019Updated 7 years ago
- Generate Python Register Access Layer (RAL) from SystemRDL☆13Oct 27, 2026Updated 2 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 5 months ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- Various bits of code, more illustrative than functional☆10May 11, 2020Updated 6 years ago
- SGP41 full-featured driver library for general-purpose MCU and Linux.☆15Jul 1, 2026Updated 4 months ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated 2 years ago
- datasheet generator☆31Sep 10, 2026Updated 2 months ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 4 months ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Filelist generator☆21Oct 14, 2026Updated last month
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- Style Prototyping Utility for Mapnik☆14Apr 5, 2019Updated 7 years ago
- FPGA250 aboard the eFabless Caravel☆34Dec 22, 2020Updated 5 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆26Dec 9, 2015Updated 10 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago
Are these results useful?