Alternatives and similar repositories for miralis

Users that are interested in miralis are comparing it to the libraries listed below

• shacron / sled
  Sled System Emulator
  ☆28Updated 2 weeks ago
• au-ts / libvmm
  An experimental virtual machine monitor for the seL4 microkernel
  ☆40Updated this week
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆117Updated last month
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆114Updated this week
• rcore-os / RVM1.5
  A Type-1.5 hypervisor written in Rust.
  ☆62Updated last year
• jwnhy / rvbt
  Baremetal Backtracing on RISC-V
  ☆15Updated 3 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated last month
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 3 weeks ago
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆64Updated 2 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆97Updated 6 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated last week
• rust-vmm / vm-fdt
  ☆17Updated 9 months ago
• au-ts / lionsos
  A secure, fast, and adaptable OS based on the seL4 microkernel
  ☆133Updated this week
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆48Updated last week
• rustsbi / prototyper
  [Archived - See https://github.com/rustsbi/rustsbi/] RustSBI prototyper
  ☆12Updated 3 months ago
• vincenthouyi / LakeOS
  A L4-like micro-kernel OS written in Rust
  ☆62Updated last year
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆39Updated 2 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆52Updated last week
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆80Updated last month
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆35Updated last month
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• arceos-org / arceos-staging
  An experimental modular OS written in Rust.
  ☆12Updated 9 months ago
• au-ts / sddf
  A collection of interfaces, libraries and tools for writing device drivers for seL4 that allow accessing devices securely and with low ov…
  ☆32Updated this week
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆48Updated 2 years ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆16Updated 2 weeks ago
• sgmarz / riscv_msi
  Message Signaled Interrupts for RISC-V
  ☆25Updated 8 months ago
• seL4 / rust-sel4
  Rust support for seL4 userspace
  ☆153Updated last month
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year