NavSysLab LaTeX report project for GOST 7.0.11, 7.32, 2.105 documents
☆50Jul 11, 2024Updated last year
Alternatives and similar repositories for NSLReport
Users that are interested in NSLReport are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆43Feb 7, 2025Updated last year
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26May 12, 2026Updated last week
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆15Jul 7, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware for qczek lrs☆10Feb 13, 2021Updated 5 years ago
- ☆22Sep 26, 2025Updated 7 months ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆13Jun 18, 2025Updated 11 months ago
- Example to demonstrate using keras library via jep in scala☆15Apr 13, 2017Updated 9 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- Read-only mirror of the official repo at git://sigrok.org/sigrok-util. Pull requests welcome. Please file bugreports at sigrok.org/bugzil…☆16Nov 19, 2023Updated 2 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 6 months ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,208Apr 21, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL implementation of components for DVB-S2☆140May 16, 2026Updated last week
- OMCI (ITU G984.4) protocol dissector for Wirshark☆16Sep 24, 2024Updated last year
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 7 years ago
- GOST: Russian standards related to computers☆20Oct 28, 2019Updated 6 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- Example of a 2-axis CNC machine that makes use of NCOs and DMAs for core-independent operation on the PIC18F-Q84 family of devices.☆13Mar 26, 2026Updated last month
- My attempt to make neovim more rust friendly from an IDE perspective while trying to not do all of the things!☆12Oct 3, 2020Updated 5 years ago
- Интеграция для Home Assistant, поддерживающая сервис Мой Газ Смородина☆15Apr 28, 2026Updated 3 weeks ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆180Oct 28, 2025Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 6 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Original materials for the "Introduction to Solving Biological Problems with Python" 2 days course☆10Jun 25, 2018Updated 7 years ago
- Simple library for get 9V/12V/configurable output with step 0.2V from chargers with Quick Charge 2.0/3.0.☆13Jan 23, 2021Updated 5 years ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆12Dec 29, 2020Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 3 months ago
- ☆21Mar 9, 2021Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆61Dec 31, 2019Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18May 8, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- ☆14Oct 26, 2020Updated 5 years ago
- Control and Status Register map generator for HDL projects☆137May 24, 2025Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- A collection of hardware developments by the OpenIPC team☆28Oct 30, 2024Updated last year
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Проект шрифтов ГОСТ 2.304-81 (ttf, otf, ...), пакета TeX для них, msi, msm, chocolatey пакета для них☆16Aug 19, 2016Updated 9 years ago