NavSysLab LaTeX report project for GOST 7.0.11, 7.32, 2.105 documents
☆50Jul 11, 2024Updated last year
Alternatives and similar repositories for NSLReport
Users that are interested in NSLReport are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- P2SH vanity address generation☆12May 6, 2018Updated 8 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆22Sep 26, 2025Updated 9 months ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆13Jun 18, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Text-based histograms in Common Lisp inspired by the venerable HBOOK histogramming library from CERN.☆17Jul 12, 2022Updated 3 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆16Feb 22, 2019Updated 7 years ago
- Read-only mirror of the official repo at git://sigrok.org/sigrok-util. Pull requests welcome. Please file bugreports at sigrok.org/bugzil…☆16Nov 19, 2023Updated 2 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 8 months ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,220Apr 21, 2026Updated 2 months ago
- Интеграция для Home Assistant, поддерживающая сервис Мой Газ Смородина☆17Jun 1, 2026Updated last month
- Building FPGAs with Quartus+CMake☆18Aug 14, 2017Updated 8 years ago
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 7 years ago
- The py3gppchannels library is a Python package that implements the 3GPP standardized radio channel models (3GPP TR 38.901). It provides a…☆17Sep 17, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- sfp code for raspberry pi☆15Jun 3, 2026Updated last month
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆234Apr 29, 2025Updated last year
- A bearlibterminal wrapper☆17Nov 1, 2020Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- An open source instrument control and data acquisition framework☆23Dec 13, 2024Updated last year
- Simple library for get 9V/12V/configurable output with step 0.2V from chargers with Quick Charge 2.0/3.0.☆13Jan 23, 2021Updated 5 years ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆13Dec 29, 2020Updated 5 years ago
- Simulation package for atmospheric models based on Trixi.jl☆15Updated this week
- Spring boot application for automated Altium component migrations☆15Oct 7, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆21Mar 9, 2021Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18Jul 1, 2026Updated last week
- A 9 valve sprinkler controller for use with customized firmware such as ESPHOME☆19Jul 8, 2024Updated 2 years ago
- Regular expressions based on Rob Pike Plan9 regexp9. Forked from https://github.com/attractivechaos/benchmarks/tree/master/reb/regexp9☆15Feb 5, 2022Updated 4 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆92Jun 29, 2026Updated last week
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Проект шрифтов ГОСТ 2.304-81 (ttf, otf, ...), пакета TeX для них, msi, msm, chocolatey пакета для них☆16Aug 19, 2016Updated 9 years ago
- Line Hyper-eXpander, a sed/awk-like text processing tool with a human face :)☆15Feb 10, 2026Updated 4 months ago
- Reverse videos (using FFmpeg)☆15Jan 19, 2023Updated 3 years ago
- SCPI server implementation for STM32 using FreeRTOS, CMSIS-RTOS and libscpi.☆22Nov 5, 2021Updated 4 years ago
- Multivariate (generalized) scattered data interpolation with symmetric (conditionally) positive definite kernel functions in arbitrary di…☆18Jul 1, 2026Updated last week
- glTF loader and writer for Julia☆13Mar 17, 2024Updated 2 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 4 years ago