NavSysLab LaTeX report project for GOST 7.0.11, 7.32, 2.105 documents
☆50Jul 11, 2024Updated last year
Alternatives and similar repositories for NSLReport
Users that are interested in NSLReport are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Oct 28, 2022Updated 3 years ago
- ☆17Feb 24, 2016Updated 10 years ago
- document examples☆10Feb 7, 2018Updated 8 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆15Mar 27, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Apr 5, 2026Updated last month
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- ☆21Sep 26, 2025Updated 7 months ago
- Example to demonstrate using keras library via jep in scala☆15Apr 13, 2017Updated 9 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 6 months ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,206Apr 21, 2026Updated 2 weeks ago
- HardPy is a python library for creating a test bench for devices.☆60Updated this week
- RTL implementation of components for DVB-S2☆139May 1, 2023Updated 3 years ago
- Translation of the `Managing projects with GNU make' book to Russian.☆12May 26, 2013Updated 12 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 7 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆180Oct 28, 2025Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 6 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- An open source instrument control and data acquisition framework☆21Dec 13, 2024Updated last year
- Real time reception and display of VOR using RTL-SDR, GNU-Radio and VORViewer☆21Dec 9, 2018Updated 7 years ago
- Simulation package for atmospheric models based on Trixi.jl☆15Updated this week
- new version for ubuntu20.04☆11Feb 23, 2022Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆60Dec 31, 2019Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆86Feb 5, 2026Updated 3 months ago
- ☆21Mar 9, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The psen_scan_v2 package is a ROS integration of the PSENscan safety laser scanner product.☆11Jun 21, 2024Updated last year
- Control and Status Register map generator for HDL projects☆136May 24, 2025Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18Feb 22, 2026Updated 2 months ago
- ☆16Dec 30, 2019Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- ☆49Nov 9, 2021Updated 4 years ago