marcnewlin / rust-nrf24-receiver-experiment
small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for rust-nrf24-receiver-experiment
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆20Updated 2 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- A central place to organize and publish all of my hobbyist electronics knowledge and projects.☆27Updated 7 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 2 years ago
- SD/MMC Analyzer for Saleae Logic☆37Updated 8 months ago
- ZYTOKINE STORM is a user-mode Linux binary translation layer targeting Darwin☆16Updated 9 years ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- ISA card expansion for LPC and Glasgow☆10Updated 5 years ago
- (Dis)assembler and analyzer generated from the machine-readable ARMv8.3-A specification☆25Updated 6 years ago
- ☆16Updated 3 years ago
- Extracting bits from Microscope images of ROM Constants, and disassembling them into readable 8051 assembly code☆21Updated 3 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆12Updated last year
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 2 years ago
- Convert ELF executables to DOS executables☆31Updated 5 years ago
- ☆25Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Sticky sticky PCI☆10Updated 6 years ago
- LiteX LUNA USB stack integration☆13Updated 2 years ago
- Betrusted embedded controller (UP5K)☆45Updated 10 months ago
- fun with GSM☆2Updated 3 years ago
- A collection of little open source FPGA hobby projects☆46Updated 4 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated 3 months ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- ☆14Updated 8 months ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆93Updated 11 months ago
- decode bits into bytes☆44Updated 4 years ago