Alternatives and similar repositories for eld

Users that are interested in eld are comparing it to the libraries listed below

• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• raspberrypi / pico-bootrom-rp2350
  ☆171Updated last week
• nfinit / ansibench
  A selection of ANSI C benchmarks and programs useful as benchmarks
  ☆86Updated last year
• au-ts / lionsos
  A secure, fast, and adaptable OS based on the seL4 microkernel
  ☆138Updated last week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆190Updated 2 months ago
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆129Updated this week
• ARM-software / acle
  Arm C Language Extensions (ACLE)
  ☆110Updated last month
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆76Updated this week
• xr0-org / xr0
  The Xr0 Verifier for C
  ☆179Updated 3 months ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆99Updated 3 years ago
• devicetree-org / lopper
  ☆45Updated last week
• intel / device-modeling-language
  ☆102Updated this week
• CHERIoT-Platform / cheriot-rtos
  The RTOS components for the CHERIoT research platform
  ☆145Updated this week
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆96Updated this week
• LawrenceHunter / SentinelBoot
  A demonstrative cryptographically secure RISC-V bootloader written in Rust for a final year project at The University of Manchester
  ☆69Updated 11 months ago
• intel / thin-layout-optimizer
  ☆58Updated 10 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated last week
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆51Updated last week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆221Updated last year
• slothy-optimizer / slothy
  Assembly super-optimization via constraint solving
  ☆213Updated this week
• virtualsquare / picotcp
  ☆72Updated 5 months ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆45Updated last week
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆110Updated last year
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆56Updated this week
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆48Updated 3 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆40Updated 3 weeks ago
• google / aarch64-esr-decoder
  A utility for decoding aarch64 ESR register values.
  ☆93Updated last week
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆46Updated last year