qualcomm / eldLinks
Embedded Linker
☆191Updated this week
Alternatives and similar repositories for eld
Users that are interested in eld are comparing it to the libraries listed below
Sorting:
- ☆41Updated last year
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆75Updated this week
- ☆72Updated 4 months ago
- The Xr0 Verifier for C☆179Updated 2 months ago
- Working Draft of the RISC-V J Extension Specification☆188Updated 2 months ago
- ☆169Updated 4 months ago
- The RTOS components for the CHERIoT research platform☆144Updated this week
- A secure, fast, and adaptable OS based on the seL4 microkernel☆137Updated this week
- Microkit - A simple operating system framework for the seL4 microkernel☆127Updated last week
- Assemble 128-bit RISC-V☆45Updated last year
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 2 years ago
- Assembly super-optimization via constraint solving☆206Updated this week
- Machine-readable database of the RISC-V specification, and tools to generate various views☆76Updated this week
- Arm C Language Extensions (ACLE)☆110Updated last month
- ☆56Updated 10 months ago
- A selection of ANSI C benchmarks and programs useful as benchmarks☆86Updated 11 months ago
- Documentation of the RISC-V C API☆76Updated this week
- An implementation of the GDB Remote Serial Protocol to help you adding debug mode on emulator☆74Updated 2 months ago
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- Sail code model of the CHERIoT ISA☆39Updated last month
- GCC plugin for C language that tracks references to allocated objects☆27Updated 2 months ago
- ☆32Updated 2 years ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆44Updated last year
- ☆101Updated last week
- Inspect and dissect an ELF file with pretty formatting.☆111Updated last year
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆193Updated 5 months ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆113Updated 2 years ago
- Basis of a RISC-V parser to be used for linters or assemblers.☆48Updated 3 years ago
- Simple demonstration of using the RISC-V Vector extension☆45Updated last year
- ☆26Updated 11 months ago