Alternatives and similar repositories for eld

Users that are interested in eld are comparing it to the libraries listed below

• popovicu / linux-no-mmu-userspace-example
  ☆43Updated 2 years ago
• au-ts / lionsos
  A secure, fast, and adaptable OS based on the seL4 microkernel
  ☆146Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• raspberrypi / pico-bootrom-rp2350
  ☆179Updated 2 months ago
• ARM-software / acle
  Arm C Language Extensions (ACLE)
  ☆115Updated this week
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆137Updated this week
• xr0-org / xr0
  The Xr0 Verifier for C
  ☆178Updated 5 months ago
• CHERIoT-Platform / cheriot-rtos
  The RTOS components for the CHERIoT research platform
  ☆151Updated this week
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆79Updated this week
• slothy-optimizer / slothy
  Assembly super-optimization via constraint solving
  ☆222Updated this week
• nfinit / ansibench
  A selection of ANSI C benchmarks and programs useful as benchmarks
  ☆93Updated last year
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 3 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• riscv-software-src / riscv-unified-db
  Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
  ☆106Updated last week
• intel / thin-layout-optimizer
  ☆58Updated 3 weeks ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆206Updated 7 months ago
• acbits / reftrack-plugin
  GCC plugin for C language that tracks references to allocated objects
  ☆29Updated 4 months ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆44Updated this week
• intel / device-modeling-language
  ☆103Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆62Updated last week
• LawrenceHunter / SentinelBoot
  A demonstrative cryptographically secure RISC-V bootloader written in Rust for a final year project at The University of Manchester
  ☆67Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆116Updated last week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated last week
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• openhwgroup / corev-gcc
  ☆26Updated last year
• kernkonzept / fiasco
  The development version of the L4Re Microkernel
  ☆142Updated this week
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆54Updated last week
• virtualsquare / picotcp
  ☆72Updated last month
• devicetree-org / lopper
  ☆46Updated this week