qualcomm / eld
Embedded Linker
☆157Updated last week
Alternatives and similar repositories for eld:
Users that are interested in eld are comparing it to the libraries listed below
- ☆165Updated 2 months ago
- ☆41Updated last year
- The Xr0 Verifier for C☆179Updated 3 weeks ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆71Updated last week
- Assembly super-optimization via constraint solving☆188Updated this week
- Working Draft of the RISC-V J Extension Specification☆184Updated 2 months ago
- Assemble 128-bit RISC-V☆45Updated last year
- Microkit - A simple operating system framework for the seL4 microkernel☆116Updated 3 weeks ago
- A secure, fast, and adaptable OS based on the seL4 microkernel☆132Updated last month
- C23 Checked Arithmetic☆126Updated 5 months ago
- a tool for reinterpreting ELF executables and shared libraries☆317Updated 5 months ago
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- A selection of ANSI C benchmarks and programs useful as benchmarks☆84Updated 9 months ago
- Some experiments with SMT solvers and GIMPLE IR☆74Updated this week
- GCC plugin for C language that tracks references to allocated objects☆26Updated last week
- Generates visualization from Ninja build logs.☆49Updated 4 months ago
- ☆56Updated 8 months ago
- A computer for human beings.☆44Updated 6 months ago
- x86-64, ARM, and RVV intrinsics viewer☆43Updated 3 weeks ago
- Lightweight and performant dynamic binary translation for RISC–V code on x86–64☆61Updated 4 years ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆42Updated last year
- Table of ARM SoC and their features☆53Updated last month
- Sled System Emulator☆28Updated last week
- Machine-readable database of the RISC-V specification, and tools to generate various views☆61Updated this week
- TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples☆61Updated last year
- Compiling C to FlipJump☆88Updated 3 months ago
- A demonstrative cryptographically secure RISC-V bootloader written in Rust for a final year project at The University of Manchester☆65Updated 9 months ago
- LLVM backend for m88k architecture☆50Updated 2 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆210Updated last year
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆98Updated 2 years ago