qualcomm / eldLinks
Embedded Linker
☆223Updated this week
Alternatives and similar repositories for eld
Users that are interested in eld are comparing it to the libraries listed below
Sorting:
- A secure, fast, and adaptable OS based on the seL4 microkernel☆217Updated this week
- Arm C Language Extensions (ACLE)☆119Updated 3 weeks ago
- The RTOS components for the CHERIoT research platform☆156Updated last week
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆84Updated last week
- Microkit - A simple operating system framework for the seL4 microkernel☆170Updated this week
- Working Draft of the RISC-V J Extension Specification☆193Updated last month
- ☆194Updated 6 months ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- ☆45Updated 2 years ago
- Assembly super-optimization via constraint solving☆237Updated this week
- ☆58Updated 5 months ago
- The Xr0 Verifier for C☆208Updated 9 months ago
- ☆106Updated last week
- A selection of ANSI C benchmarks and programs useful as benchmarks☆99Updated 3 weeks ago
- A utility for decoding aarch64 ESR register values.☆103Updated 2 weeks ago
- Sail code model of the CHERIoT ISA☆48Updated last month
- Table of ARM SoC and their features☆62Updated 2 months ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆46Updated last month
- Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧☆43Updated this week
- Documentation of the RISC-V C API☆80Updated last week
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Updated last week
- Assemble 128-bit RISC-V☆46Updated 2 years ago
- ☆50Updated last week
- Basis of a RISC-V parser to be used for linters or assemblers.☆48Updated 4 years ago
- ☆88Updated last week
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆97Updated this week
- RISC-V Instruction Set Metadata☆42Updated 7 years ago
- A collection of (public) notes on assorted topics☆79Updated 5 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆125Updated last month