Alternatives and similar repositories for cheriot-sail

Users that are interested in cheriot-sail are comparing it to the libraries listed below

• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆111Updated this week
• CHERIoT-Platform / cheriot-rtos
  The RTOS components for the CHERIoT research platform
  ☆143Updated last week
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 2 weeks ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated this week
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆45Updated last week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆80Updated last week
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆38Updated 7 months ago
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆75Updated last week
• lowRISC / manticore
  ☆17Updated 3 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated this week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 7 months ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆85Updated 5 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆70Updated last week
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated last week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆38Updated last week
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆55Updated 2 weeks ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆44Updated 3 years ago
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆23Updated 2 weeks ago
• au-ts / sddf
  A collection of interfaces, libraries and tools for writing device drivers for seL4 that allow accessing devices securely and with low ov…
  ☆33Updated last week
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• nmosier / clou
  ☆10Updated last year
• lucypa / sDDF
  seL4 Device Driver Framework
  ☆23Updated last year
• westerndigitalcorporation / sweet-b
  Sweet B is a safe, compact, embeddable library for elliptic curve cryptography.
  ☆35Updated 2 years ago