Alternatives and similar repositories for SPAM:

Users that are interested in SPAM are comparing it to the libraries listed below

• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆35Updated last year
• mdmfernandes / smoc
  A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.
  ☆11Updated 3 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆42Updated last week
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆59Updated last month
• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆15Updated 4 years ago
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 8 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆47Updated 6 months ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 8 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆49Updated 2 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated last month
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆66Updated this week
• muhammadaldacher / RF-design-of-1.9-GHz-Rx-frontend
  This project shows the design process of the main blocks of a typical RX frontend system.
  ☆23Updated 4 years ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆30Updated last year
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆23Updated 6 years ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• MatthewLoveQUB / SKILL_Tools
  Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.
  ☆37Updated 4 years ago
• henjo / pycds
  Python interface to Cadence Virtuoso data
  ☆14Updated 11 years ago
• ucb-art / bag
  BAG framework
  ☆25Updated 3 months ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆61Updated this week
• jonpry / Pill
  Skill language interpreter
  ☆63Updated 4 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆18Updated 4 years ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆37Updated 2 years ago
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆11Updated last month
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆53Updated this week
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆30Updated 3 years ago