electronics-and-drives / SPAM
SKILL Package Manager
☆9Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for SPAM
- Cadence Virtuoso Design Management System☆33Updated last year
- A Python and SKILL Framework for Cadence Virtuoso☆33Updated 8 months ago
- Files for Advanced Integrated Circuits☆25Updated last week
- Connect Cadence Virtuoso to a Python client using sockets.☆15Updated 4 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆11Updated 2 years ago
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Read Spectre PSF files☆51Updated 6 months ago
- Jupyter kernel for Cadence SKILL☆22Updated 7 years ago
- A python3 gm/ID starter kit☆38Updated 2 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆38Updated last week
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆75Updated 7 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated this week
- This library is a low level parser for the OpenAccess file format.☆13Updated 7 years ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- A tiny Python package to parse spice raw data files.☆43Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- Circuit Automatic Characterization Engine☆45Updated 2 weeks ago
- KLayout technology files for Skywater SKY130☆38Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated last week
- BAG framework☆41Updated 3 months ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 3 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 7 months ago
- KLayout technology files for FreePDK45☆20Updated 3 years ago
- A C++ VLSI circuit schematic and layout database library☆13Updated 4 months ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆14Updated 10 months ago
- Python interface for Cadence Spectre☆9Updated 2 months ago
- Verilog-A simulation models☆53Updated 3 weeks ago