dkilfoyle / logic
Simulate logic circuits in javascript using custom DSL
☆21Updated 4 months ago
Related projects: ⓘ
- Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools☆102Updated last year
- ☆55Updated last year
- ☆12Updated last month
- Unofficial Yosys WebAssembly packages☆65Updated last week
- Force-directed component autoplacement for KiCad☆25Updated 5 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆19Updated 2 years ago
- A Full Hardware Real-Time Ray-Tracer☆89Updated last year
- Open source hardware down to the chip level!☆30Updated 2 years ago
- ☆13Updated last week
- Soft USB for LiteX☆47Updated last year
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆14Updated last week
- CH32V003 is an ultra-cheap RISC-V MCU with 2KB SRAM, 16KB flash, and up to 18 GPIOs☆15Updated last year
- Python classes to create agnostic wave files for HDL simulator viewer☆11Updated 4 years ago
- A design for TinyTapeout☆15Updated last year
- VHDL simulation model for PADAUK PDK microcontrollers☆18Updated 4 years ago
- Virtual Development Board☆57Updated 2 years ago
- Object Notation for Markup Language☆22Updated last year
- UPduino☆25Updated 4 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Example Verilog code for Ulx3s☆38Updated 2 years ago
- Example projects/code for the OrangeCrab☆100Updated 4 months ago
- A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.☆70Updated this week
- A simple three-stage RISC-V CPU☆19Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆70Updated 2 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- A mixed signal netlist language (pre-alpha)☆59Updated 6 years ago
- Silicon Layout Wizard☆148Updated last week
- Igloo2 M2GL025 Creative Development Board☆11Updated 4 years ago
- FPGA 101 - Workshop materials☆70Updated 5 years ago