dkilfoyle / logic
Simulate logic circuits in javascript using custom DSL
☆21Updated last year
Alternatives and similar repositories for logic:
Users that are interested in logic are comparing it to the libraries listed below
- Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools☆103Updated 2 years ago
- Digital Logic Simulator☆31Updated 3 years ago
- Export netlists from Yosys to DigitalJS☆50Updated last year
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆13Updated 3 weeks ago
- ☆55Updated 2 years ago
- Circuit simulator of the Qucs project☆28Updated 4 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.☆80Updated this week
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 4 years ago
- ☆14Updated 2 weeks ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- A Full Hardware Real-Time Ray-Tracer☆101Updated 2 years ago
- A simple three-stage RISC-V CPU☆22Updated 3 years ago
- ☆16Updated this week
- Example projects/code for the OrangeCrab☆106Updated 11 months ago
- A browser-based SPICE circuit simulator☆118Updated last week
- ☆15Updated 5 months ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆43Updated last year
- SPICE netlist visualizer☆51Updated 3 weeks ago
- Playground for VGA projects on Tiny Tapeout☆60Updated last month
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆19Updated last week
- CH32V003 is an ultra-cheap RISC-V MCU with 2KB SRAM, 16KB flash, and up to 18 GPIOs☆16Updated 2 years ago
- Awesome projects using the Amaranth HDL☆13Updated 2 months ago
- YoWASP toolchain for Visual Studio Code☆19Updated 3 months ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆41Updated 4 months ago
- D3.js and ELK based schematic visualizer☆101Updated last year
- Web-based HDL diagramming tool☆79Updated last year
- A pipelined brainfuck softcore in Verilog☆18Updated 10 years ago