dkilfoyle / logicLinks
Simulate logic circuits in javascript using custom DSL
☆22Updated last year
Alternatives and similar repositories for logic
Users that are interested in logic are comparing it to the libraries listed below
Sorting:
- Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools☆104Updated 3 years ago
- Digital Logic Simulator☆34Updated 4 years ago
- Hardware description language (HDL) parser, and Hardware simulator.☆89Updated 7 years ago
- Unofficial Yosys WebAssembly packages☆74Updated this week
- Example projects/code for the OrangeCrab☆108Updated last year
- VHDL to Discrete Logic on PCB Flow☆124Updated 11 months ago
- Simulation in Logisim-Evolution HC☆34Updated 4 years ago
- ☆55Updated 3 years ago
- Export netlists from Yosys to DigitalJS☆55Updated 3 weeks ago
- A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.☆86Updated last week
- Force-directed component autoplacement for KiCad☆32Updated last year
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆39Updated last year
- A Full Hardware Real-Time Ray-Tracer☆111Updated last month
- Silicon Layout Wizard☆194Updated 3 months ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 3 years ago
- Graphics demos☆112Updated last year
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆50Updated 2 years ago
- ☆19Updated 3 weeks ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Soft USB for LiteX☆50Updated 3 months ago
- Online demonstration for DigitalJS☆141Updated 2 weeks ago
- UPduino☆28Updated 5 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆88Updated last year
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆104Updated 3 years ago
- A mixed signal netlist language (pre-alpha)☆61Updated 7 years ago
- A proof-of-concept (hack) to implement neural network inference on a very tiny 8-bit microcontroller.☆73Updated last year
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Updated 6 years ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆14Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆34Updated 7 years ago