DmitrySoshnikov / hdl-js
Hardware description language (HDL) parser, and Hardware simulator.
☆87Updated 6 years ago
Alternatives and similar repositories for hdl-js:
Users that are interested in hdl-js are comparing it to the libraries listed below
- Code for the "Digital Circuit Simulator In JavaScript" Episode☆61Updated 5 years ago
- A toy programming language for learning how to make programming languages☆32Updated 2 years ago
- Tutorial on building your own CPU, in Verilog☆33Updated 3 years ago
- JS/CC LALR(1) Parser Generator: A LALR(1) Parser Generator for JavaScript written in JavaScript☆49Updated 4 years ago
- implementation of the LC-3 virtual machine, an educational computer architecture☆36Updated 2 years ago
- Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools☆103Updated 2 years ago
- Stack-based VM Architecture in JavaScript. (Virtual Machine Fantasy Console)☆29Updated 5 years ago
- Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)☆63Updated 3 years ago
- Discover and create logic circuits☆45Updated 2 years ago
- 🔁 elastic circuit toolchain☆30Updated 4 months ago
- A tiny self-hosted compiler☆17Updated 8 years ago
- ☆110Updated 2 years ago
- Human Resource Machine - CPU Design #HRM☆75Updated 4 years ago
- prolog interpreter in javascript☆82Updated 8 years ago
- Web Assembly Interpreter for ESP32 family of micro controllers running the ESP-IDF development framework, based on the great work at kana…☆79Updated 5 years ago
- A pipelined brainfuck softcore in Verilog☆18Updated 10 years ago
- Simulate logic circuits in javascript using custom DSL☆21Updated last year
- Scripts to automate building linux images for my emulator riscv_em☆15Updated last year
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Minimal self-hosted JavaScript compiler in 1k lines of code☆163Updated 7 years ago
- 😎 A curated list of awesome RISC-V implementations☆135Updated 2 years ago
- CPU design and toolchain for a simple computer architecture☆116Updated 9 years ago
- Assembler.js — X86_64 and Ethereum☆137Updated 2 weeks ago
- Playground for VGA projects on Tiny Tapeout☆60Updated last month
- Digital Logic Simulator☆31Updated 3 years ago
- Stack CPU Work In Progress☆30Updated last year
- JS parser generator. As fast as yacc, but accepts any grammar!☆15Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Implementation of a circular queue in hardware using verilog.☆16Updated 6 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 6 years ago