Alternatives and similar repositories for yokyo:

Users that are interested in yokyo are comparing it to the libraries listed below

• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• rust-osdev / xhci
  A Rust library which is useful to handle xHCI
  ☆44Updated 6 months ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆96Updated 4 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆46Updated this week
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆39Updated 2 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 4 months ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• riscvarchive / riscv-edk2
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆24Updated 3 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 8 months ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 2 years ago
• neri / maystorm
  A hobby operating system
  ☆51Updated 3 months ago
• lmt-swallow / rvvisor
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆27Updated 4 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆70Updated this week
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• neri / riscv-vga-sample
  A sample of using VGA mode 13h on a QEMU RISC-V virt machine.
  ☆10Updated last year
• starfive-tech / JH7100_Docs
  ☆60Updated 3 years ago
• LykenSol / rust-demangle.c
  C port of the Rust symbol demangler (rustc-demangle)
  ☆41Updated last year
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• lowenware / leos-kernel
  LeOS operating system Kernel for AArch64 written in Rust
  ☆78Updated 4 years ago
• Drumato / elfpeach
  An TUI based elf analyzer
  ☆10Updated 3 years ago
• lf- / mu
  [in-progress] toy rust microkernel and operating system for riscv64
  ☆28Updated 3 years ago
• msyksphinz-self / riscv-isadoc
  ☆34Updated 11 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated last year
• sgmarz / riscv_msi
  Message Signaled Interrupts for RISC-V
  ☆25Updated 6 months ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆22Updated 7 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆143Updated 4 months ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆87Updated 4 years ago
• nyuichi / xv6
  xv6 porting to GAIA architecture
  ☆46Updated 9 years ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆35Updated this week
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year