Alternatives and similar repositories for yokyo:

Users that are interested in yokyo are comparing it to the libraries listed below

• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆57Updated last year
• rust-osdev / xhci
  A Rust library which is useful to handle xHCI
  ☆43Updated 5 months ago
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆31Updated 3 years ago
• nyuichi / xv6
  xv6 porting to GAIA architecture
  ☆46Updated 9 years ago
• LykenSol / rust-demangle.c
  C port of the Rust symbol demangler (rustc-demangle)
  ☆40Updated last year
• Drumato / elfpeach
  An TUI based elf analyzer
  ☆10Updated 3 years ago
• neri / riscv-vga-sample
  A sample of using VGA mode 13h on a QEMU RISC-V virt machine.
  ☆10Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆94Updated 3 months ago
• lmt-swallow / rvvisor
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆27Updated 4 years ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆34Updated 2 years ago
• openhwgroup / corev-gcc
  ☆23Updated 7 months ago
• rcore-os / rboot
  The x86_64 UEFI bootloader for rCore
  ☆43Updated 2 years ago
• riscvarchive / riscv-edk2
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆24Updated 3 years ago
• Drumato / elf-utilities
  Libraries for handling ELF.
  ☆15Updated last year
• riscvarchive / riscv-musl
  musl libc for RISC-V
  ☆82Updated 5 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 7 months ago
• hkmatsumoto / tachyon
  A Rust compiler backend focused on compilation speed.
  ☆16Updated 2 years ago
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆35Updated 4 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last week
• msyksphinz-self / swimmer_rust
  RISC-V Simulator written in Rust
  ☆20Updated 4 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 3 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆29Updated this week
• sgmarz / riscv_msi
  Message Signaled Interrupts for RISC-V
  ☆24Updated 5 months ago
• connorkuehl / xv6-rust
  A faithful port of the 32-bit xv6 learner's operating system to the Rust programming language
  ☆17Updated 6 years ago
• sifive / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆52Updated this week
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆49Updated last year
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆86Updated 4 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆28Updated 6 years ago