hitohira / yokyoLinks
☆17Updated 2 years ago
Alternatives and similar repositories for yokyo
Users that are interested in yokyo are comparing it to the libraries listed below
Sorting:
- A Rust library which is useful to handle xHCI☆46Updated last year
- A toy operating system written in Rust on RISC V(rv32im)☆209Updated 2 years ago
- xv6 porting to GAIA architecture☆47Updated 10 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- musl libc for RISC-V☆84Updated 6 years ago
- LeOS operating system Kernel for AArch64 written in Rust☆81Updated 5 years ago
- rust riscv64 xv6 reimplementation☆21Updated 2 years ago
- The book "Writing a RISC-V Emulator from Scratch in 10 Steps".☆127Updated 2 years ago
- A sample of using VGA mode 13h on a QEMU RISC-V virt machine.☆16Updated 7 months ago
- Verilog generation tool written in Rust☆62Updated 2 years ago
- Rust RISC-V Virtual Machine☆112Updated 5 months ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Updated 2 weeks ago
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Updated 5 years ago
- Assemble 128-bit RISC-V☆46Updated 2 years ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆99Updated last year
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 4 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆26Updated 4 years ago
- An TUI based elf analyzer☆10Updated 4 years ago
- A L4-like micro-kernel OS written in Rust☆67Updated 2 years ago
- Userland apps for Tock written in C and C++☆88Updated 3 weeks ago
- An embedded OS for Apple M1 Pro chipsets☆18Updated 2 years ago
- Fast and lightweight yet another UEFI implementation☆107Updated 3 years ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆95Updated last week
- A MIPS port of xv6☆81Updated 9 years ago
- The code for the RISC-V from scratch blog post series.☆95Updated 5 years ago
- Message Signaled Interrupts for RISC-V☆28Updated last year
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆17Updated 4 years ago
- Unified interface for type-safe MMIO and CPU register access in Rust☆49Updated 4 years ago
- A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V