EEE2/EIE2 Group Project
☆25May 20, 2026Updated 5 months ago
Alternatives and similar repositories for EE2Project
Users that are interested in EE2Project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Course material for ELEC50009☆15Jan 23, 2025Updated last year
- ☆62Oct 19, 2026Updated 3 weeks ago
- Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London☆22Apr 9, 2026Updated 7 months ago
- ☆10May 15, 2025Updated last year
- Issie - an intuitive cross-platform digital hardware design application. https://tomcl.github.io/issie☆93Nov 1, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A curated collection of free, public resources to help Imperial EEE/EIE students build practical technical skills and boost their employa…☆27May 5, 2026Updated 6 months ago
- Here you can find the Python exercises for ML course☆21Oct 2, 2026Updated last month
- Run Claude Science on Windows. A WSL2-backed installer and taskbar launcher for Anthropic's research app.☆37Aug 4, 2026Updated 3 months ago
- ArduinoBLE library fork to support ST BLE modules☆21Aug 12, 2026Updated 3 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 28, 2026Updated 2 weeks ago
- ☆114Sep 30, 2026Updated last month
- SystemVerilog SoC implementing MicroCNN accelerator on the Tang Nano 20K for BloodMNIST image classification.☆55Oct 8, 2026Updated last month
- A 2D convolution hardware implementation written in Verilog☆53Dec 21, 2020Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Object oriented versions for all Perl releases from 5.6.2 onward.☆12Apr 12, 2026Updated 7 months ago
- random stuff for my hack with FPGAs☆11May 4, 2016Updated 10 years ago
- 10G Low Latency Ethernet☆111Jul 15, 2023Updated 3 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- ☆13Jun 13, 2026Updated 5 months ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- Observe how the C preprocessor expands your complicated macros☆11Aug 11, 2017Updated 9 years ago
- A collection of commonly asked RTL design interview questions☆62May 2, 2017Updated 9 years ago
- A library for interacting with SDAccel from Go☆10Jan 22, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 4 years ago
- Tools for FPGA Assurance Flows☆14Sep 25, 2026Updated last month
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- Logic Input Triggered High-resolution Pulser☆13Mar 24, 2020Updated 6 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- HPC Implementation of dynamic microtubules calculations on CPU, GPU and FPGA Platforms☆12Nov 1, 2017Updated 9 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- ☆15Nov 5, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 7 months ago
- ☆14Jul 20, 2026Updated 3 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- RFSoC + GPU heterogeneous computing platform for high-speed signal acquisition, real-time processing, and AI acceleration.☆13Jun 12, 2026Updated 5 months ago
- Verilog PreProcessor.☆12Nov 9, 2015Updated 11 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
Are these results useful?