Alternatives and similar repositories for EE2Project

Users that are interested in EE2Project are comparing it to the libraries listed below

• dbossnirvana / AES_MATLAB
  AES implementation in MATLAB
  ☆12Updated 8 years ago
• czz-zzc / cordic-fft
  fft implemented by cordic algorithm (4-16384 point)
  ☆9Updated last month
• muneeb-mbytes / apb_avip
  ABP Accelerated VIP
  ☆22Updated 2 years ago
• Aquaticfuller / OpenExSys_NoC
  OpenExSys_NoC a mesh-based network on chip IP.
  ☆15Updated last year
• chinkwo / FPGA-multiboot
  通过SPI协议实现FPGA multiboot在线升级功能
  ☆11Updated 7 years ago
• Shra1-25 / Deep-Learning-implementaion-on-FPGA-using-MATLAB
  This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…
  ☆12Updated 5 years ago
• donlon / axi-dma-controller
  Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.
  ☆13Updated 9 months ago
• Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF
  A project demonstrate how to config ad9361 to TX mode
  ☆11Updated 6 years ago
• trivedidvijen / SPI-to-I2C-Protocol-Conversion-Using-Verilog
  SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.
  ☆11Updated 4 years ago
• DOUDIU / AXIS-AXI4-AXIS
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆11Updated last year
• dylanmsu / BT656_to_AXI4S
  VHDL sources for a BT.656 to axi4-stream converter
  ☆11Updated 2 years ago
• MrVegetab1e / ethernet_switch
  An ethernet_switch prj for FPGA. Based on xilinx artix-7 FPGA.
  ☆1Updated last year
• haifengch / axi_interconnect
  ☆17Updated last month
• daviddhas / Some-useful-Perl-Scripts
  These scrpits will be extremly useful in parsing Verilog files
  ☆7Updated 10 years ago
• opalkelly-opensource / design-resources
  A collection of Opal Kelly provided design resources
  ☆17Updated 5 months ago
• guoyijiang / VerilogModule-IIC_Master
  this repository is a project about iic master, created by gyj in second half of 2017
  ☆17Updated 7 years ago
• tom-urkin / AMBA
  AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog
  ☆14Updated last year
• FarisHijazi / LZ4-Decompressor-Verilog
  Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
  ☆16Updated 6 years ago
• sfahmy / verilogtools
  Python tools for processing Verilog files
  ☆10Updated 13 years ago
• Deverne-labs / HLS-Zybo
  A collection of HLS IP designs for Zybo-Z2
  ☆9Updated 2 years ago
• Dongkesi-2019 / Exploring-Zynq-MPSoC-CN
  Exploring Zynq ® MPSoC Chinese
  ☆9Updated 6 years ago
• aystmjz / Music-Spectrum
  Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …
  ☆18Updated 6 months ago
• uwemeyerbaese / DSP_with_FPGAs_ed3
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆15Updated 3 years ago
• falwat / code_repo
  My code repositry for common use.
  ☆22Updated 3 years ago
• semahawk / wishbone
  Trying to learn Wishbone by implementing few master/slave devices
  ☆12Updated 6 years ago
• RTSYork / unvme-zynq
  User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)
  ☆11Updated 6 years ago
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 12 years ago
• hukenovs / adc_configurator
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆12Updated 6 years ago
• CospanDesign / verilog_ppfifo_demo
  Simple demo showing how to use the ping pong FIFO
  ☆15Updated 9 years ago
• Starynight410 / ZYNQ_SARSystem
  利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。
  ☆12Updated 5 months ago