EEE2/EIE2 Group Project
☆25May 20, 2026Updated 4 months ago
Alternatives and similar repositories for EE2Project
Users that are interested in EE2Project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Course material for ELEC50009☆15Jan 23, 2025Updated last year
- ☆51Mar 6, 2026Updated 6 months ago
- Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London☆22Apr 9, 2026Updated 5 months ago
- Lab Coursework Signals and Systems☆15Sep 29, 2025Updated 11 months ago
- Issie - an intuitive cross-platform digital hardware design application. https://tomcl.github.io/issie☆93Sep 11, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆15Aug 3, 2020Updated 6 years ago
- ArduinoBLE library fork to support ST BLE modules☆21Aug 12, 2026Updated last month
- Create charts for Trombone Champ from midis, to be used with TrombLoader☆24Oct 30, 2022Updated 3 years ago
- ☆18Jan 21, 2026Updated 8 months ago
- Here you can find the Python exercises for ML course☆20Updated this week
- ☆19Aug 26, 2026Updated last month
- Source files for the OpenNerve implantable pulse generator (IPG), including firmware and hardware for Gen1 and Gen2 PCBAs as well as encl…☆24Updated this week
- A two-wheeled self-balancing robot based on an Arduino micro controller and 12 V DC motors. A logic is implemented on top of a cascaded P…☆17Jun 1, 2022Updated 4 years ago
- Georgia Tech RoboJackets Firmware for the RoboCup Small Size League☆28Aug 26, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆31Mar 12, 2026Updated 6 months ago
- 基于Raspberry Pi 2 的二轮自平衡机器人，Python版☆16Jun 4, 2018Updated 8 years ago
- ☆20Dec 12, 2021Updated 4 years ago
- ☆114Aug 10, 2026Updated last month
- Balacio-Kit: Robot de autobalanceo de ultra bajo costo, capaz de correr una red neuronal para mantener el equibrio y de ser controlado re…☆32Sep 16, 2024Updated 2 years ago
- Study notes☆23Jun 7, 2026Updated 3 months ago
- ☆28Jul 13, 2021Updated 5 years ago
- ☆27Updated this week
- Software for controlling and analysing T-Bots (Balancing robots)☆32May 12, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- Self-balancing robot analysis and LQG optimal controller design with MATLAB Simulink and Simscape Multibody☆29Nov 13, 2023Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆56Sep 20, 2024Updated 2 years ago
- Udemy course by Jose Portilla on using Python for Data Science.☆62Nov 21, 2019Updated 6 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- delphi7-lite 单文件版本☆12Jun 22, 2020Updated 6 years ago
- Time management library for embedded devices☆14Apr 21, 2019Updated 7 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- mechatronics firmware☆15Updated this week
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- petiger的版本发布☆12Dec 3, 2020Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago