EEE2/EIE2 Group Project
☆26May 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for EE2Project
Users that are interested in EE2Project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- delphi7-lite 单文件版本☆12Jun 22, 2020Updated 5 years ago
- Time management library for embedded devices☆14Apr 21, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- petiger的版本发布☆11Dec 3, 2020Updated 5 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆17Sep 5, 2023Updated 2 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- ☆10Oct 18, 2024Updated last year
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- FPGA for uSDR☆23Apr 18, 2026Updated 2 months ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- ☆13Apr 30, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- C#版本的word,excel操作程序☆11Dec 4, 2015Updated 10 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆22Updated this week
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 5 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 2 months ago