davidel / pyxhdl
Python Frontend For VHDL And Verilog
☆19Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for pyxhdl
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- ☆35Updated 2 months ago
- Small footprint and configurable SPI core☆39Updated 2 weeks ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆147Updated last year
- sump3 logic analyzer☆17Updated 7 months ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Waveform Viewer Extension for VScode☆73Updated this week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆24Updated last month
- tinyVision.ai Vision & Sensor FPGA System on Module☆44Updated 3 years ago
- SAR ADC on tiny tapeout☆35Updated last week
- GUI editor for hardware description designs☆27Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated 9 months ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆58Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆41Updated 2 years ago
- Submission template for Tiny Tapeout 03☆19Updated last year
- Mastering FPGASIC Book☆18Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆9Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- A repository of information and source files for toolflow-supported hardware☆30Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- CRUVI Standard Specifications☆17Updated 6 months ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- Virtual development board for HDL design☆39Updated last year