RobertBaruch / amaranth-tutorial
☆40Updated 2 years ago
Alternatives and similar repositories for amaranth-tutorial:
Users that are interested in amaranth-tutorial are comparing it to the libraries listed below
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- ☆23Updated 7 months ago
- sump3 logic analyzer☆19Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- Board definitions for Amaranth HDL☆111Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- Small footprint and configurable SPI core☆41Updated 2 months ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆105Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated last year
- ☆45Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 10 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆22Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- ☆44Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week