Alternatives and similar repositories for Melody

Users that are interested in Melody are comparing it to the libraries listed below

• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆60Updated 3 years ago
• skhynix / hmsdk
  Heterogeneous Memory Software Development Kit
  ☆90Updated 2 months ago
• project-kona / asplos21-ae
  ☆31Updated 4 years ago
• spypaul / MQSim_CXL
  ☆75Updated 2 years ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆55Updated 5 months ago
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆16Updated 4 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆51Updated last year
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆52Updated last year
• ysarch-lab / nimble_page_management_userspace
  ☆13Updated 6 years ago
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆48Updated 3 years ago
• Compute-Express-Link / CXLPapers
  ☆112Updated 2 years ago
• cloudarxiv / emucxl
  ☆17Updated last year
• Dantali0n / OpenCSD
  OpenCSD: eBPF Computational Storage Device (CSD) for Zoned Namespace (ZNS) SSDs in QEMU
  ☆64Updated 2 years ago
• cuhk-mass / hemem
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆24Updated 2 years ago
• GTkernel / coeus-sim
  ☆11Updated 3 years ago
• thustorage / lambda-io
  λ-IO: a unified I/O stack for computational storage [FAST'23]
  ☆76Updated 8 months ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆46Updated 3 years ago
• TianheMICALab / SimCXL
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
  ☆116Updated 2 months ago
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆216Updated last year
• cosmoss-jigu / memtis
  Tiered memory management
  ☆86Updated 4 months ago
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆32Updated last year
• host-architecture / colloid
  Tiered Memory Management: Access Latency is the Key!
  ☆61Updated 9 months ago
• SymbioticLab / Leap
  Prefetching and efficient data path for memory disaggregation
  ☆69Updated 5 years ago
• SJTU-IPADS / librdpma
  ☆26Updated 4 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆20Updated 2 years ago
• csl-iisc / Trident-MICRO21-artifact
  ☆11Updated 2 years ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆26Updated 2 years ago
• ZonedStorage / RAIZN-release
  Source code for RAIZN (ASPLOS '23)
  ☆14Updated 3 years ago