eswincomputing / linux-stableLinks
☆12Updated 2 weeks ago
Alternatives and similar repositories for linux-stable
Users that are interested in linux-stable are comparing it to the libraries listed below
Sorting:
- KVM RISC-V HowTOs☆47Updated 3 years ago
- Documentation and status of UEFI on RISC-V☆64Updated 4 years ago
- Buildroot customized for Xuantie™ RISC-V CPU☆47Updated 4 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Updated last month
- ☆34Updated 3 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Updated last week
- RISC-V Profiles and Platform Specification☆116Updated 2 years ago
- ☆163Updated 3 months ago
- ☆96Updated 3 years ago
- Linux KVM RISC-V repo☆59Updated this week
- Risc-V hypervisor for TEE development☆126Updated 2 weeks ago
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆107Updated 3 years ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆63Updated 2 years ago
- ☆99Updated 2 weeks ago
- ☆26Updated last year
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated last week
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆17Updated 4 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Updated 5 months ago
- ☆62Updated 4 years ago
- ☆32Updated last week
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆99Updated last year
- ☆18Updated last month
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆87Updated 4 years ago
- This repository provides a Linux kernel bootable on RISC-V boards from SiFive☆170Updated 5 years ago
- [WIP] Xv6, a simple Unix-like teaching operating system, re-implemented for ARMv8 (AArch64), written in C☆17Updated 4 years ago
- The RTOS components for the CHERIoT research platform☆156Updated this week
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Updated last year
- This example demonstrates the use of the Generic Interrupt Controller (GIC) in a baremetal environment.☆14Updated last year
- safe type-1 Rust Hypervisor for edge devices☆164Updated this week
- ☆72Updated 2 years ago