1801BM1 / vm80a
i8080 precise replica in Verilog, based on reverse engineering of real die
☆152Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for vm80a
- Revengineered ancient PDP-11 CPUs, originals and clones☆155Updated 2 weeks ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆120Updated 2 months ago
- The Zylin ZPU☆239Updated 9 years ago
- FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.☆189Updated 2 years ago
- Visual Zilog Z-80 netlist-level simulator☆145Updated last month
- ☆95Updated 3 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆82Updated 5 years ago
- Minimal 68000-based single board computer☆284Updated 4 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆70Updated last year
- PDP-11/70 CPU core and SoC☆119Updated 4 months ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆137Updated 6 months ago
- Port of Stephen A. Edwards's Apple2fpga to PYNQ-Z1 (Xilinx Zynq FPGA), to emulate an Apple II+.☆43Updated 2 years ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆151Updated last month
- Pano Logic G2 Reverse Engineering Project☆137Updated 3 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆67Updated 8 years ago
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆69Updated 3 weeks ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆332Updated 7 months ago
- A FPGA core for a simple SDRAM controller.☆115Updated 2 years ago
- The J1 CPU☆163Updated 4 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆140Updated 8 years ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆214Updated 6 months ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆52Updated 8 years ago
- PanoLogic Zero Client G1 reverse engineering info☆69Updated 7 months ago
- A crazy small 8-bit CPU built with only seventeen 7400-series chips.☆104Updated 4 years ago
- A Verilog HDL model of the MOS 6502 CPU☆327Updated last year
- Hardware definition language that compiles to Verilog☆105Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆203Updated 6 months ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆350Updated 10 years ago
- Reverse engineering the XC2064 FPGA☆74Updated 3 years ago
- FX68K 68000 cycle accurate SystemVerilog core☆141Updated 3 years ago